

- CSE 331 -  
Computer Organization

## HW4 Report


(Esra Eryilmaz 171044046)



Different version of 32-bit MIPS processor using Altera Quartus II with Verilog :

- You said that; You should send whatever you did and defend yourself. So I send whatever I did. 😊
- First of all it is not a complete homework.
- Actually I designed datapath and I did truth tables and boolean expressions...
- But in Verilog I couldn't manage the modules especially which needs clock. I couldn't figure it out. I could not put the pieces together.  
So instructions does not work.
- I designed sub modules and I put screenshots of the tests of these sub modules.

# ➤ Datapath Design :



## ➤ Truth Tables and Boolean expressions :

Instr	Opcode	Func.	RegDst (2 bit)	Branch	MemRead (2 bit)	MemToReg (2 bit)	ALUOp	MemWrite	ALUSrc	RegWrite (2 bit)	BranchNot	Jump	Jal	JumpReg	new
lw	100011	xxxxxx	00	0	1	01	00	0	1	01	0	0	0	0	0
sw	101011	xxxxxx	xx	0	0	xx	00	1	1	00	0	0	0	0	0
j	000010	xxxxxx	xx	0	0	xx	xx	0	x	00	0	1	0	0	0
jal	000011	xxxxxx	10	0	0	10	xx	0	x	01	0	0	1	0	0
jr	000000	001000	xx	0	0	xx	xx	0	x	00	0	0	0	1	0
beq	000100	xxxxxx	xx	1	0	xx	01	0	0	00	0	0	0	0	0
bne	000101	xxxxxx	xx	0	0	xx	01	0	0	00	1	0	0	0	0
addn	000000	100000	01	0	0	00	10	0	0	10	0	0	0	0	1
subn	000000	100010	01	0	0	00	10	0	0	10	0	0	0	0	1
xorn	000000	100110	01	0	0	00	10	0	0	10	0	0	0	0	1
andn	000000	100100	01	0	0	00	10	0	0	10	0	0	0	0	1
orn	000000	100101	01	0	0	00	10	0	0	10	0	0	0	0	1
ori	001101	xxxxxx	00	0	0	00	11	0	1	01	0	0	0	0	0
lui	001111	xxxxxx	00	0	0	11	xx	0	x	01	0	0	0	0	0

$$\text{RegDst}[1] = \text{op5}' \cdot \text{op4}' \cdot \text{op2}' \cdot \text{op1}' \cdot \text{op0}$$

$$\text{RegDst}[0] = \text{op0}'$$

$$\text{Branch} = \text{op3}' \cdot \text{op2} \cdot \text{op0}$$

$$\text{MemRead} = \text{op5} \cdot \text{op3}'$$

$$\text{MemToReg}[1] = \text{op5}' \cdot \text{op1}' \cdot \text{op0}$$

$$\text{MemToReg}[0] = \text{op5} + \text{op2} \cdot \text{op1}' \cdot \text{op0}$$

$$\text{ALUOp}[1] = \text{op2}' \cdot \text{op1}' \cdot \text{op0}' + \text{op3} \cdot \text{op2} \cdot \text{op1}' \cdot \text{op0}$$

$$\text{ALUOp}[0] = \text{op3}' \cdot \text{op2} + \text{op1}' \cdot \text{op0}$$

$$\text{MemWrite} = \text{op3} \cdot \text{op2}' \cdot \text{op1}$$

$$\text{ALUSrc} = \text{op5} + \text{op3} \cdot \text{op2} \cdot \text{op1}'$$

$$\text{RegWrite}[1] = \text{op2}' \cdot \text{op1}' \cdot \text{op0}'$$

$$\text{RegWrite}[0] = \text{op5}' \cdot \text{op1} \cdot \text{op0} + \text{op5} \cdot \text{op3}' + \text{op3} \cdot \text{op2}$$

$$\text{BranchNot} = \text{op3}' \cdot \text{op2} \cdot \text{op0}$$

$$\text{Jump} = \text{op2}' \cdot \text{op1} \cdot \text{op0}'$$

$$\text{Jal} = \text{op5}' \cdot \text{op2}' \cdot \text{op1} \cdot \text{op0}$$

$$\text{JumpReg} = \text{op2}' \cdot \text{op1}' \cdot \text{op0}$$

$$\text{new} = \text{op2}' \cdot \text{op1}' \cdot \text{op0}'$$



ALUControl Truth Table

/ 20

Instruc.	inputs									output		
	ALUop		Function Field							ALU control		
	ALUop1	ALUop0	F5	F4	F3	F2	F1	F0	ALUop1	ALUop0	ALUop1	ALUop0
lw	0	0	x	x	x	x	x	x	0	1	0	add
sw	0	0	x	x	x	x	x	x	0	1	0	add
j	x	x	x	x	x	x	x	x	x	x	x	-
jal	x	x	x	x	x	x	x	x	x	x	x	-
jr	x	x	0	0	1	0	0	0	x	x	x	-
beq	0	1	x	x	x	x	x	x	1	0	0	sub
bne	0	1	x	x	x	x	x	x	1	0	0	sub
addn	1	0	1	0	0	0	0	0	0	1	0	add
subn	1	0	1	0	0	0	1	0	1	0	0	sub
xorn	1	0	1	0	0	1	1	0	0	1	1	xor
andn	1	0	1	0	0	1	0	0	0	0	0	and
orn	1	0	1	0	0	1	0	1	0	0	1	or
ori	1	1	x	x	x	x	x	x	0	0	1	or
lui	x	x	x	x	x	x	x	x	x	x	x	-

$$ALUsel[2] = ALUop1' \cdot ALUop0 + ALUop1 \cdot ALUop0' + ALUop1 \cdot ALUop0' \cdot F5 \cdot F4' \cdot F3' \cdot F2' \cdot F1 \cdot F0'$$

$$ALUsel[1] = ALUop1' \cdot ALUop0' + ALUop1 \cdot ALUop0' \cdot F5 \cdot F4' \cdot F3' \cdot F2' \cdot F1' \cdot F0' + ALUop1 \cdot ALUop0' \cdot F5 \cdot F4' \cdot F3' \cdot F2 \cdot F1 \cdot F0'$$

$$ALUsel[0] = ALUop1 \cdot ALUop0' \cdot F5 \cdot F4' \cdot F3' \cdot F2 \cdot F1 \cdot F0' + ALUop1 \cdot ALUop0' \cdot F5 \cdot F4' \cdot F3' \cdot F2 \cdot F1' \cdot F0 + ALUop1 \cdot ALUop0$$

## ➤ Verilog Modules and their tests:

### and\_32bit

```
# Loading work.and_32bit_testbench
# Loading work.and_32bit
VSIM 25> step -current
# time= 0, a=00000000000000000000000000000001, b=00000000000000000000000000000001, output=00000000000000000000000000000001
# time=20, a=00000000000000000000000000000010, b=00100000000000000000000000000001, output=00000000000000000000000000000000
# time=40, a=11111111111111111111111111111111, b=11111111111111111111111111111111, output=11111111111111111111111111111111
```

### full\_adder\_1bit

```
# Loading work.full_adder_1bit_testbench
# Loading work.full_adder_1bit
VSIM 27> step -current
# time= 0, a=0, b=0, c_in=0, sum=0, c_out=0
# time=20, a=0, b=0, c_in=1, sum=1, c_out=0
# time=40, a=0, b=1, c_in=0, sum=1, c_out=0
# time=60, a=0, b=1, c_in=1, sum=0, c_out=1
# time=80, a=1, b=0, c_in=0, sum=1, c_out=0
# time=100, a=1, b=0, c_in=1, sum=0, c_out=1
# time=120, a=1, b=1, c_in=0, sum=0, c_out=1
# time=140, a=1, b=1, c_in=1, sum=1, c_out=1
```

### full\_adder\_32bit

```
# Loading work.full_adder_32bit_testbench
# Loading work.full_adder_32bit
# Loading work.full_adder_1bit
VSIM 29> step -current
# time= 0, a=00000000000000000000000000000001, b=00000000000000000000000000000001, c_in=1, sum=0000000000000000000000000000010, c_out=1
# time=20, a=00000000000000000000000000000010, b=00100000000000000000000000000001, c_in=0, sum=00100000000000000000000000000011, c_out=0
# time=40, a=11111111111111111111111111111111, b=11111111111111111111111111111111, c_in=0, sum=11111111111111111111111111111110, c_out=1
```

### mux\_2x1

```
# Region: /mux_2x1_testbench/mymux
VSIM 31> step -current
# time= 0, i0=00000000000000000000000000000001, i1=00000000000000000000000000000001, a0=1, output=zzzzzzzzzzzzzzzzzzzzzzzzzzzzzz
# time=20, i0=000000000000000000000000000000010, i1=00100000000000000000000000000001, a0=0, output=zzzzzzzzzzzzzzzzzzzzzzzzzzzzzz
# time=40, i0=11111111111111111111111111111111, i1=11111111111111111111111111111111, a0=0, output=zzzzzzzzzzzzzzzzzzzzzzzzzzzzzz
# time=60, i0=01111111111111111111111111111111, i1=00000000000000000000000000000001, a0=1, output=zzzzzzzzzzzzzzzzzzzzzzzzzzzzzz
# time=80, i0=0000000000000000000000000000000111111, i1=0000000000000000000000000000000111011, a0=0, output=zzzzzzzzzzzzzzzzzzzzzzzzzzzzzz
```

### mux\_4x1

```
# Loading work.mux_4x1
VSIM 33> step -current
# time= 0, i0=11100000000000011100000000000001, i1=00000000000000000000000000000001, i2=11100000000000000000000000000001, i3=00000000000111000000000000000111 ,s=00, out=111000000
000001110000000000000011
# time=20, i0=11100000000000011100000000000001, i1=00000000000000000000000000000001, i2=11100000000000000000000000000001, i3=00000000000111000000000000000111 ,s=01, out=000000000
000000000000000000000001
# time=40, i0=11100000000000011100000000000001, i1=00000000000000000000000000000001, i2=11100000000000000000000000000001, i3=00000000000111000000000000000111 ,s=10, out=111000000
000000000000000000000001
# time=60, i0=11100000000000011100000000000001, i1=00000000000000000000000000000001, i2=11100000000000000000000000000001, i3=00000000000111000000000000000111 ,s=11, out=000000000
011100000000000000000011
```

### or\_32bit

```
# Loading work.or_32bit_testbench
# Loading work.or_32bit
VSIM 35> step -current
# time= 0, a=00000000000000000000000000000001, b=00000000000000000000000000000001, output=00000000000000000000000000000001
# time=20, a=00000000000000000000000000000010, b=00100000000000000000000000000001, output=00100000000000000000000000000001
# time=40, a=11111111111111111111111111111111, b=11111111111111111111111111111111, output=11111111111111111111111111111111
```

## sign\_extend

```
# Loading work.sign_extend
VSIM 37> step -current
# imm16=1000000101010101, sign_extended32=1111111111111111000000101010101
# imm16=00000000000001111, sign_extended32=0000000000000000000000000001111
```

## xor\_32bit

```
# Loading work.xor_32bit
VSIM 39> step -current
# time= 0, a=000000000000000000000000000000011, b=00000000000000000000000000000001, output=00000000000000000000000000000010
# time=20, a=000000000000000000000000000000010, b=00100000000000000000000000000001, output=00100000000000000000000000000011
# time=40, a=111111111111111111111111111111111, b=111111111111111111111111111111111, output=00000000000000000000000000000000
```