{"payload":{"header_redesign_enabled":false,"results":[{"id":"230569961","archived":false,"color":"#b2b7f8","followers":0,"has_funding_file":false,"hl_name":"esteban-gasan/single-cycle-processor","hl_trunc_description":"A Verilog implementation of a single cycle processor using the LEGv8 instruction set architecture","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":230569961,"name":"single-cycle-processor","owner_id":49171835,"owner_login":"esteban-gasan","updated_at":"2020-01-13T01:05:19.892Z","has_issues":true}},"sponsorable":false,"topics":["verilog","legv8","single-cycle-processor"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":50,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Aesteban-gasan%252Fsingle-cycle-processor%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/esteban-gasan/single-cycle-processor/star":{"post":"8iRTRrJXL5fn4hc0DymOuEb9fPTeNQuRsGYipSYBzb5eqphSiSKGM8QUTfkDr5FkWY34Pj3so8sV74t_P88Fgw"},"/esteban-gasan/single-cycle-processor/unstar":{"post":"ht2jpFIL3_j3uIkLYfYCKcYzhxCj7n6RLEQ18DEJVIKhQR-qv2wG0V-wf5wUo-xmV8nF34LHpA5yd1rjjXeQVQ"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"nIymh6gN_8VdbyTyPqmStbUw5RL3l5trdXzIhNpnhRI_nW8E8zHnkqr7jvxWa3K1fJE2ibcmzP2FwV6PRjZu-A"}}},"title":"Repository search results"}