MSP430x5xx Family

User's Guide



Literature Number: SLAU208D June 2008-Revised May 2009



Contents

| Prefa | ce | 15 |
|-------|---|----|
| 1 | System Resets, Interrupts, and Operating Modes, System Control Module (SYS) | 17 |
| 1.1 | System Control Module (SYS) Introduction | |
| 1.2 | System Reset and Initialization | 18 |
| | 1.2.1 Device Initial Conditions After System Reset | 20 |
| 1.3 | Interrupts | 20 |
| | 1.3.1 (Non)Maskable Interrupts (NMIs) | 21 |
| | 1.3.2 SNMI Timing | 21 |
| | 1.3.3 Maskable Interrupts | 23 |
| | Interrupt Processing | 23 |
| | 1.3.5 Interrupt Vectors | 24 |
| | 1.3.6 SYS Interrupt Vector Generators | 25 |
| | 1.3.7 Interrupt Nesting | 26 |
| 1.4 | Operating Modes | 27 |
| | 1.4.1 Entering and Exiting Low-Power Modes LPM0 Through LPM4 | 30 |
| | 1.4.2 Entering and Exiting Low-Power Mode LPM5 | 30 |
| | 1.4.3 Extended Time in Low-Power Modes | 31 |
| 1.5 | Principles for Low-Power Applications | 32 |
| 1.6 | Connection of Unused Pins | 32 |
| 1.7 | Boot Code | 32 |
| 1.8 | Bootstrap Loader (BSL) | 32 |
| 1.9 | Memory Map – Uses and Abilities | 33 |
| | 1.9.1 Vacant Memory Space | 33 |
| | 1.9.2 JTAG Lock Mechanism via the Electronic Fuse | 33 |
| 9-2 | JTAG Mailbox (JMB) System | 34 |
| | 1.10.1 JMB Configuration | 34 |
| | 1.10.2 JMBOUT0 and JMBOUT1 Outgoing Mailbox | 34 |
| | 1.10.3 JMBIN0 and JMBIN1 Incoming Mailbox | |
| | 1.10.4 JMB NMI Usage | 34 |
| 1.11 | Device Descriptor Table | 35 |
| | 1.11.1 Identifying Device Type | 35 |
| | 1.11.2 TLV Descriptors | 36 |
| | 1.11.3 Peripheral discovery descriptor | 36 |
| 1.12 | Special Function Registers (SFRs) | |
| 1.13 | SYS Configuration Registers | 44 |
| 2 | Watchdog Timer (WDT_A) | 53 |
| 2.1 | WDT_A Introduction | 54 |
| 2.2 | WDT_A Operation | 56 |
| | 2.2.1 Watchdog Timer Counter (WDTCNT) | |
| | 2.2.2 Watchdog Mode | 56 |
| | 2.2.3 Interval Timer Mode | 56 |



| | 2.2.4 Watchdog Timer Interrupts | 56 |
|---|---|--|
| | 2.2.5 Clock Fail-Safe Feature | 57 |
| | 2.2.6 Operation in Low-Power Modes | 57 |
| | 2.2.7 Software Examples | 57 |
| 2.3 | WDT_A Registers | 58 |
| 3 | Unified Clock System (UCS) | 61 |
| 3.1 | Unified Clock System (UCS) Introduction | |
| | | |
| 3.2 | UCS Operation | |
| | 3.2.1 UCS Module Features for Low-Power Applications | |
| | 3.2.2 Internal Very-Low-Power Low-Frequency Oscillator (VLO) | |
| | 3.2.3 Internal Trimmed Low-Frequency Reference Oscillator (REFO) | |
| | 3.2.4 XT1 Oscillator | |
| | 3.2.5 XT2 Oscillator | |
| | 3.2.6 Digitally-Controlled Oscillator (DCO) | |
| | 3.2.7 Frequency Locked Loop (FLL) | |
| | 3.2.8 DCO Modulator | |
| | 3.2.9 Disabling FLL Hardware and Modulator | 69 |
| | 3.2.10 FLL Operation From Low-Power Modes | 69 |
| | 3.2.11 Operation From Low-Power Modes, Requested by Peripheral Modules | 69 |
| | 3.2.12 UCS Module Fail-Safe Operation | 7 0 |
| | 3.2.13 Synchronization of Clock Signals | 73 |
| 3.3 | Module Oscillator (MODOSC) | 74 |
| | 3.3.1 MODOSC Operation | 74 |
| 3.4 | UCS Module Registers | 75 |
| | | |
| 1 | Power Management Module and Supply Voltage Supervisor | 25 |
| 4 | Power Management Module and Supply Voltage Supervisor | |
| 4.1 | Power Management Module (PMM) Introduction | 86 |
| = | Power Management Module (PMM) Introduction | 86 88 |
| 4.1 | Power Management Module (PMM) Introduction | 86 88 88 |
| 4.1 | Power Management Module (PMM) Introduction PMM Operation | 86 88 88 88 |
| 4.1 | Power Management Module (PMM) Introduction PMM Operation 4.2.1 V _{CORE} and the Regulator 4.2.2 Supply Voltage Supervisor and Monitor 4.2.3 Supply Voltage Supervisor and Monitor - Power-Up | 86 88 88 88 92 |
| 4.1 | Power Management Module (PMM) Introduction PMM Operation | 86 88 88 88 92 92 |
| 4.1 | Power Management Module (PMM) Introduction PMM Operation 4.2.1 V _{CORE} and the Regulator 4.2.2 Supply Voltage Supervisor and Monitor 4.2.3 Supply Voltage Supervisor and Monitor - Power-Up 4.2.4 Increasing V _{CORE} to Support Higher MCLK Frequencies 4.2.5 Decreasing V _{CORE} for Power Optimization | 86 88 88 88 92 92 |
| 4.1 | Power Management Module (PMM) Introduction PMM Operation 4.2.1 V _{CORE} and the Regulator 4.2.2 Supply Voltage Supervisor and Monitor 4.2.3 Supply Voltage Supervisor and Monitor - Power-Up 4.2.4 Increasing V _{CORE} to Support Higher MCLK Frequencies 4.2.5 Decreasing V _{CORE} for Power Optimization 4.2.6 LPM5 | 86 88 88 92 92 94 |
| 4.1 | Power Management Module (PMM) Introduction PMM Operation 4.2.1 V _{CORE} and the Regulator 4.2.2 Supply Voltage Supervisor and Monitor. 4.2.3 Supply Voltage Supervisor and Monitor - Power-Up 4.2.4 Increasing V _{CORE} to Support Higher MCLK Frequencies 4.2.5 Decreasing V _{CORE} for Power Optimization 4.2.6 LPM5. 4.2.7 Voltage Reference | 86 88 88 92 92 94 94 |
| 4.1 | Power Management Module (PMM) Introduction PMM Operation 4.2.1 V _{CORE} and the Regulator 4.2.2 Supply Voltage Supervisor and Monitor 4.2.3 Supply Voltage Supervisor and Monitor - Power-Up 4.2.4 Increasing V _{CORE} to Support Higher MCLK Frequencies 4.2.5 Decreasing V _{CORE} for Power Optimization 4.2.6 LPM5 4.2.7 Voltage Reference 4.2.8 Brownout Reset (BOR) | 86 88 88 92 92 94 94 94 |
| 4.1 | Power Management Module (PMM) Introduction PMM Operation 4.2.1 V _{CORE} and the Regulator 4.2.2 Supply Voltage Supervisor and Monitor 4.2.3 Supply Voltage Supervisor and Monitor - Power-Up 4.2.4 Increasing V _{CORE} to Support Higher MCLK Frequencies 4.2.5 Decreasing V _{CORE} for Power Optimization 4.2.6 LPM5 4.2.7 Voltage Reference 4.2.8 Brownout Reset (BOR) 4.2.9 SVS/SVM Performance Modes (Normal or Full-Performance) | 86 88 88 92 92 94 94 94 95 |
| 4.1 | Power Management Module (PMM) Introduction PMM Operation | 86 88 88 88 92 92 94 94 94 95 95 |
| 4.1 | Power Management Module (PMM) Introduction PMM Operation 4.2.1 V _{CORE} and the Regulator 4.2.2 Supply Voltage Supervisor and Monitor 4.2.3 Supply Voltage Supervisor and Monitor - Power-Up 4.2.4 Increasing V _{CORE} to Support Higher MCLK Frequencies 4.2.5 Decreasing V _{CORE} for Power Optimization 4.2.6 LPM5 4.2.7 Voltage Reference 4.2.8 Brownout Reset (BOR) 4.2.9 SVS/SVM Performance Modes (Normal or Full-Performance) 4.2.10 PMM Interrupts 4.2.11 Port I/O Control | 86 88 88 88 92 94 94 94 95 95 |
| 4.1 | Power Management Module (PMM) Introduction PMM Operation | 86 88 88 88 92 94 94 94 95 95 |
| 4.1 | Power Management Module (PMM) Introduction PMM Operation 4.2.1 V _{CORE} and the Regulator 4.2.2 Supply Voltage Supervisor and Monitor 4.2.3 Supply Voltage Supervisor and Monitor - Power-Up 4.2.4 Increasing V _{CORE} to Support Higher MCLK Frequencies 4.2.5 Decreasing V _{CORE} for Power Optimization 4.2.6 LPM5 4.2.7 Voltage Reference 4.2.8 Brownout Reset (BOR) 4.2.9 SVS/SVM Performance Modes (Normal or Full-Performance) 4.2.10 PMM Interrupts 4.2.11 Port I/O Control | 86 88 88 92 94 94 94 95 95 95 |
| 4.1 4.2 | Power Management Module (PMM) Introduction PMM Operation | 86 88 88 92 92 94 94 94 95 95 95 95 |
| 4.1 4.2 4.3 5 | Power Management Module (PMM) Introduction PMM Operation 4.2.1 V _{CORE} and the Regulator 4.2.2 Supply Voltage Supervisor and Monitor 4.2.3 Supply Voltage Supervisor and Monitor - Power-Up 4.2.4 Increasing V _{CORE} to Support Higher MCLK Frequencies 4.2.5 Decreasing V _{CORE} for Power Optimization 4.2.6 LPM5 4.2.7 Voltage Reference 4.2.8 Brownout Reset (BOR) 4.2.9 SVS/SVM Performance Modes (Normal or Full-Performance) 4.2.10 PMM Interrupts 4.2.11 Port I/O Control 4.2.12 Supply Voltage Monitor Output (SVMOUT, Optional) PMM Registers | 86 88 88 92 92 94 94 94 95 95 95 95 |
| 4.1 4.2 4.3 5 5.1 | Power Management Module (PMM) Introduction PMM Operation 4.2.1 V _{CORE} and the Regulator 4.2.2 Supply Voltage Supervisor and Monitor 4.2.3 Supply Voltage Supervisor and Monitor - Power-Up 4.2.4 Increasing V _{CORE} to Support Higher MCLK Frequencies 4.2.5 Decreasing V _{CORE} for Power Optimization 4.2.6 LPM5 4.2.7 Voltage Reference 4.2.8 Brownout Reset (BOR) 4.2.9 SVS/SVM Performance Modes (Normal or Full-Performance) 4.2.10 PMM Interrupts 4.2.11 Port I/O Control 4.2.12 Supply Voltage Monitor Output (SVMOUT, Optional) PMM Registers CPUX MSP430X CPU (CPUX) Introduction | 86 88 88 92 92 94 94 95 95 95 95 96 103 |
| 4.1 4.2 4.3 5 5.1 5.2 | Power Management Module (PMM) Introduction PMM Operation | 86 88 88 92 92 94 94 95 95 95 95 96 103 |
| 4.1 4.2 4.3 5 5.1 | Power Management Module (PMM) Introduction PMM Operation | 86 88 88 92 92 94 94 95 95 95 95 103 104 106 107 |
| 4.1 4.2 4.3 5 5.1 5.2 | Power Management Module (PMM) Introduction PMM Operation | 86 88 88 92 92 94 94 95 95 95 95 96 103 104 106 107 |
| 4.1 4.2 4.3 5 5.1 5.2 | Power Management Module (PMM) Introduction PMM Operation | 86 88 88 92 94 94 94 95 95 95 96 103 104 106 107 107 |
| 4.1 4.2 4.3 5 5.1 5.2 | Power Management Module (PMM) Introduction PMM Operation | 86 88 88 92 94 94 94 95 95 95 95 96 103 104 106 107 107 107 |



www.ti.com

| | 5.3.5 General-Purpose Registers (R4 –R15) | 111 |
|------------|---|-----|
| 5.4 | Addressing Modes | 113 |
| | 5.4.1 Register Mode | 114 |
| | 5.4.2 Indexed Mode | 115 |
| | 5.4.3 Symbolic Mode | 119 |
| | 5.4.4 Absolute Mode | 124 |
| | 5.4.5 Indirect Register Mode | 126 |
| | 5.4.6 Indirect Autoincrement Mode | 127 |
| | 5.4.7 Immediate Mode | 128 |
| 5.5 | MSP430 and MSP430X Instructions | 131 |
| | 5.5.1 MSP430 Instructions | 131 |
| | 5.5.2 MSP430X Extended Instructions | 136 |
| 5.6 | Instruction Set Description | 147 |
| | 5.6.1 Extended Instruction Binary Descriptions | 148 |
| | 5.6.2 MSP430 Instructions | 150 |
| | 5.6.3 Extended Instructions | 201 |
| | 5.6.4 Address Instructions | 242 |
| 6 | Flash Memory Controller | 257 |
| 6.1 | Flash Memory Introduction | |
| 6.2 | Flash Memory Segmentation | |
| 0.2 | 6.2.1 Segment A | |
| 6.3 | Flash Memory Operation | |
| 0.0 | 6.3.1 Erasing Flash Memory | |
| | 6.3.2 Writing Flash Memory | |
| | 6.3.3 Flash Memory Access During Write or Erase | |
| | 6.3.4 Checking Flash memory | |
| | 6.3.5 Configuring and Accessing the Flash Memory Controller | |
| | 6.3.6 Flash Memory Controller Interrupts | |
| | 6.3.7 Programming Flash Memory Devices | |
| 6.4 | Flash Memory Registers | |
| | | |
| 7 | Digital I/O | |
| 7.1 | Digital I/O Introduction | |
| 7.2 | Digital I/O Operation. | |
| | 7.2.1 Input Registers PxIN | |
| | 7.2.2 Output Registers PxOUT | |
| | 7.2.3 Direction Registers PxDIR | |
| | 7.2.4 Pullup/Pulldown Resistor Enable Registers PxREN | |
| | 7.2.5 Output Drive Strength Registers PxDS | |
| | 7.2.6 Function Select Registers PxSEL | |
| | 7.2.7 P1 and P2 Interrupts, Port Interrupts. | |
| 7.0 | 7.2.8 Configuring Unused Port Pins | |
| 7.3 | I/O Configuration and LPM5 Low-Power Mode | |
| 7 4 | 7.3.1 LPM5 Wakeup via I/O | |
| 7.4 | Digital I/O Registers | 287 |
| 8 | RAM Controller | 297 |
| 8.1 | Ram Controller (RAMCTL) Introduction | 298 |
| 8.2 | RAMCTL Operation | 298 |
| | | |



| 8.3 | RAMCTL Module Registers | 299 |
|------|--|------------|
| 9 | DMA Controller | 301 |
| 9.1 | Direct Memory Access (DMA) Introduction | 302 |
| 9.2 | DMA Operation | 304 |
| | 9.2.1 DMA Addressing Modes | 304 |
| | 9.2.2 DMA Transfer Modes | 304 |
| | 9.2.3 Initiating DMA Transfers | 310 |
| | 9.2.4 Stopping DMA Transfers | 311 |
| | 9.2.5 DMA Channel Priorities | 311 |
| | 9.2.6 DMA Transfer Cycle Time | 312 |
| | 9.2.7 Using DMA With System Interrupts | 312 |
| | 9.2.8 DMA Controller Interrupts | 312 |
| | 9.2.9 Using the USCI_B I ² C Module With the DMA Controller | 314 |
| | 9.2.10 Using ADC12 With the DMA Controller | 314 |
| | 9.2.11 Using DAC12 With the DMA Controller | 314 |
| 9.3 | DMA Registers | 315 |
| 10 | 32-Bit Hardware Multiplier (MPY32) | 325 |
| 10.1 | 32-Bit Hardware Multiplier (MPY32) Introduction | |
| 10.1 | MPY32 Operation | |
| 10.2 | 10.2.1 Operand Registers | |
| | 10.2.2 Result Registers | |
| | 10.2.3 Software Examples | |
| | 10.2.4 Fractional Numbers | |
| | 10.2.5 Putting It All Together | |
| | 10.2.6 Indirect Addressing of Result Registers | |
| | 10.2.7 Using Interrupts | |
| | 10.2.8 Using DMA | |
| 10.3 | MPY32 Registers | |
| | • | |
| 11 | CRC Module | |
| 11.1 | Cyclic Redundancy Check (CRC) Module Introduction | |
| 11.2 | CRC Checksum Generation | |
| | 11.2.1 CRC Implementation | |
| | 11.2.2 Assembler Examples | |
| 11.3 | CRC Module Registers | 350 |
| 12 | Timer_A | 353 |
| 12.1 | Timer_A Introduction | 354 |
| 12.2 | Timer_A Operation | 355 |
| | 12.2.1 16-Bit Timer Counter | 355 |
| | 12.2.2 Starting the Timer | 356 |
| | 12.2.3 Timer Mode Control | 356 |
| | 12.2.4 Capture/Compare Blocks | 360 |
| | 12.2.5 Output Unit | 361 |
| | 12.2.6 Timer_A Interrupts | |
| 12.3 | Timer_A Registers | |
| 13 | Timer_B | |
| 13.1 | Timer_B Introduction | |
| 13.1 | 13.1.1 Similarities and Differences From Timer_A | |
| | 10.1.1 Unimando and Dingignos i ioni india_a | <i>314</i> |



| www. | tı | \sim | ١m |
|------|----|--------|----|
| | | | |

| 13.2 | Timer_B Operation | |
|-------------------|---|--|
| | 13.2.1 16-Bit Timer Counter | |
| | 13.2.2 Starting the Timer | |
| | 13.2.3 Timer Mode Control | |
| | 13.2.4 Capture/Compare Blocks | |
| | 13.2.5 Output Unit | |
| | 13.2.6 Timer_B Interrupts | 387 |
| 13.3 | Timer_B Registers | 389 |
| 14 | Real-Time Clock (RTC_A) | 395 |
| 14.1 | RTC_A Introduction | 396 |
| 14.2 | RTC_A Operation | 398 |
| | 14.2.1 Counter Mode | 398 |
| | 14.2.2 Calendar Mode | 398 |
| | 14.2.3 Real-Time Clock Interrupts | 400 |
| | 14.2.4 Real-Time Clock Calibration | |
| 14.3 | Real-Time Clock Registers | |
| | • | |
| 15 | REF | |
| 15.1 | REF Introduction | |
| 15.2 | Principle of Operation | |
| | 15.2.1 Low-Power Operation | |
| | 15.2.2 REFCTL | |
| | 15.2.3 Reference System Requests | |
| 15.3 | REF Registers | 421 |
| 16 | Universal Serial Communication Interface – UART Mode | |
| 16.1 | Universal Serial Communication Interface (USCI) Overview | 424 |
| 16.2 | USCI Introduction – UART Mode | |
| 16.3 | USCI Operation – UART Mode | 427 |
| | 16.3.1 USCI Initialization and Reset | 427 |
| | 16.3.2 Character Format | 427 |
| | 16.3.3 Asynchronous Communication Format | 427 |
| | 16.3.4 Automatic Baud-Rate Detection | 430 |
| | 16.3.5 IrDA Encoding and Decoding | 431 |
| | 16.3.6 Automatic Error Detection | 432 |
| | 16.3.7 USCI Receive Enable | 433 |
| | 16.3.8 USCI Transmit Enable | 433 |
| | 10.0.0 CCC Harlomik Enable | .00 |
| | 16.3.9 UART Baud-Rate Generation | |
| | | 434 |
| | 16.3.9 UART Baud-Rate Generation | 434 436 |
| | 16.3.9 UART Baud-Rate Generation 16.3.10 Setting a Baud Rate 16.3.11 Transmit Bit Timing | 434 436 436 |
| | 16.3.9 UART Baud-Rate Generation 16.3.10 Setting a Baud Rate 16.3.11 Transmit Bit Timing 16.3.12 Receive Bit Timing | 434 436 436 437 |
| | 16.3.9 UART Baud-Rate Generation 16.3.10 Setting a Baud Rate 16.3.11 Transmit Bit Timing 16.3.12 Receive Bit Timing 16.3.13 Typical Baud Rates and Errors | 434 436 436 437 438 |
| | 16.3.9 UART Baud-Rate Generation 16.3.10 Setting a Baud Rate 16.3.11 Transmit Bit Timing 16.3.12 Receive Bit Timing 16.3.13 Typical Baud Rates and Errors 16.3.14 Using the USCI Module in UART Mode With Low-Power Modes | 434 436 436 437 438 441 |
| 16.4 | 16.3.9 UART Baud-Rate Generation 16.3.10 Setting a Baud Rate 16.3.11 Transmit Bit Timing 16.3.12 Receive Bit Timing 16.3.13 Typical Baud Rates and Errors 16.3.14 Using the USCI Module in UART Mode With Low-Power Modes 16.3.15 USCI Interrupts | 434 436 436 437 438 441 441 |
| 16.4 | 16.3.9 UART Baud-Rate Generation 16.3.10 Setting a Baud Rate 16.3.11 Transmit Bit Timing 16.3.12 Receive Bit Timing 16.3.13 Typical Baud Rates and Errors 16.3.14 Using the USCI Module in UART Mode With Low-Power Modes 16.3.15 USCI Interrupts USCI Registers – UART Mode | 434 436 436 437 438 441 441 |
| 17 | 16.3.9 UART Baud-Rate Generation 16.3.10 Setting a Baud Rate 16.3.11 Transmit Bit Timing 16.3.12 Receive Bit Timing 16.3.13 Typical Baud Rates and Errors 16.3.14 Using the USCI Module in UART Mode With Low-Power Modes 16.3.15 USCI Interrupts USCI Registers – UART Mode Universal Serial Communication Interface – SPI Mode | 434 436 437 438 441 441 443 |
| 17 17.1 | 16.3.9 UART Baud-Rate Generation 16.3.10 Setting a Baud Rate 16.3.11 Transmit Bit Timing 16.3.12 Receive Bit Timing 16.3.13 Typical Baud Rates and Errors 16.3.14 Using the USCI Module in UART Mode With Low-Power Modes 16.3.15 USCI Interrupts USCI Registers – UART Mode Universal Serial Communication Interface – SPI Mode Universal Serial Communication Interface (USCI) Overview | 434 436 437 438 441 441 443 451 |
| 17 | 16.3.9 UART Baud-Rate Generation 16.3.10 Setting a Baud Rate 16.3.11 Transmit Bit Timing 16.3.12 Receive Bit Timing 16.3.13 Typical Baud Rates and Errors 16.3.14 Using the USCI Module in UART Mode With Low-Power Modes 16.3.15 USCI Interrupts USCI Registers – UART Mode Universal Serial Communication Interface – SPI Mode | 434 436 436 437 438 441 441 443 451 452 453 |



| | 17.3.1 USCI Initialization and Reset | 455 |
|------|--|-----|
| | 17.3.2 Character Format | 455 |
| | 17.3.3 Master Mode | 456 |
| | 17.3.4 Slave Mode | 457 |
| | 17.3.5 SPI Enable | 457 |
| | 17.3.6 Serial Clock Control | 458 |
| | 17.3.7 Using the SPI Mode With Low-Power Modes | 458 |
| | 17.3.8 SPI Interrupts | 459 |
| 17.4 | USCI Registers – SPI Mode | 460 |
| 18 | Universal Serial Communication Interface – I ² C Mode | 465 |
| 18.1 | Universal Serial Communication Interface (USCI) Overview | 466 |
| 18.2 | USCI Introduction – I ² C Mode | 467 |
| 18.3 | USCI Operation – I ² C Mode | 468 |
| | 18.3.1 USCI Initialization and Reset | 469 |
| | 18.3.2 I ² C Serial Data | 469 |
| | 18.3.3 I ² C Addressing Modes | 471 |
| | 18.3.4 I ² C Module Operating Modes | 472 |
| | 18.3.5 I ² C Clock Generation and Synchronization | 483 |
| | 18.3.6 Using the USCI Module in I ² C Mode With Low-Power Modes | 484 |
| | 18.3.7 USCI Interrupts in I ² C Mode | 484 |
| 18.4 | USCI Registers- I ² C Mode | 487 |
| 19 | ADC12_A | 495 |
| 19.1 | ADC12_A Introduction | |
| 19.2 | ADC12_A Operation. | |
| | 19.2.1 12-Bit ADC Core | |
| | 19.2.2 ADC12_A Inputs and Multiplexer | |
| | 19.2.3 Voltage Reference Generator | |
| | 19.2.4 Auto Power Down | |
| | 19.2.5 Sample and Conversion Timing | |
| | 19.2.6 Conversion Memory | |
| | 19.2.7 ADC12_A Conversion Modes | |
| | 19.2.8 Using the Integrated Temperature Sensor | |
| | 19.2.9 ADC12 A Grounding and Noise Considerations | |
| | 19.2.10 ADC12_A Interrupts | |
| 19.3 | ADC12_A Registers | |
| 20 | Embedded Emulation Module (EEM) | 523 |
| 20.1 | Embedded Emulation Module (EEM) Introduction | |
| 20.1 | EEM Building Blocks | |
| ۷.۷ | 20.2.1 Triggers | |
| | 20.2.2 Trigger Sequencer | |
| | 20.2.3 State Storage (Internal Trace Buffer) | |
| | 20.2.4 Cycle Counter | |
| | 20.2.5 Clock Control | |
| 20.3 | EEM Configurations | |
| د.ںے | LLIVI Outinguranotto | J20 |



List of Figures

| 1-1 | BOR/POR/PUC Reset Circuit | . 19 |
|------|---|------|
| 1-2 | Interrupt Priority | . 20 |
| 1-3 | NMIs With Reentrance Protection | . 22 |
| 1-4 | Interrupt Processing | . 23 |
| 1-5 | Return From Interrupt | . 24 |
| 1-6 | Operation Modes | . 28 |
| 1-7 | Devices Descriptor Table | . 35 |
| 2-1 | Watchdog Timer Block Diagram | . 55 |
| 3-1 | UCS Block Diagram | . 63 |
| 3-2 | Modulator Patterns | . 68 |
| 3-3 | Module Request Clock System | . 70 |
| 3-4 | Oscillator Fault Logic | . 72 |
| 3-5 | Switch MCLK from DCOCLK to XT1CLK | . 73 |
| 4-1 | System Frequency and Supply/Core Voltages | |
| 4-2 | PMM Block Diagram | . 87 |
| 4-3 | High-Side and Low-Side Voltage Failure and Resulting PMM Actions | . 89 |
| 4-4 | High-Side SVS and SVM | . 90 |
| 4-5 | Low-Side SVS and SVM | . 91 |
| 4-6 | PMM Action at Device Power-Up | . 92 |
| 4-7 | Changing V _{CORE} and SVM _L and SVS _L Levels | . 93 |
| 5-1 | MSP430X CPU Block Diagram | |
| 5-2 | PC Storage on the Stack for Interrupts | 106 |
| 5-3 | Program Counter | 107 |
| 5-4 | PC Storage on the Stack for CALLA | 107 |
| 5-5 | Stack Pointer | 108 |
| 5-6 | Stack Usage | 108 |
| 5-7 | PUSHX.A Format on the Stack | 108 |
| 5-8 | PUSH SP, POP SP Sequence | 108 |
| 5-9 | SR Bits | 109 |
| 5-10 | Register-Byte/Byte-Register Operation | 111 |
| 5-11 | Register-Word Operation | 111 |
| 5-12 | Word-Register Operation | 112 |
| 5-13 | Register – Address-Word Operation | 112 |
| 5-14 | Address-Word – Register Operation | 113 |
| 5-15 | Indexed Mode in Lower 64 KB | 115 |
| 5-16 | Indexed Mode in Upper Memory | 116 |
| 5-17 | Overflow and Underflow for Indexed Mode | 117 |
| 5-18 | Example for Indexed Mode | 118 |
| 5-19 | Symbolic Mode Running in Lower 64 KB | 120 |
| 5-20 | Symbolic Mode Running in Upper Memory | 121 |
| 5-21 | Overflow and Underflow for Symbolic Mode | 122 |
| 5-22 | MSP430 Double-Operand Instruction Format | 131 |
| 5-23 | MSP430 Single-Operand Instructions | 132 |
| 5-24 | Format of Conditional Jump Instructions | 133 |
| 5-25 | Extension Word for Register Modes | 136 |
| 5-26 | Extension Word for Non-Register Modes | 136 |
| 5-27 | Example for Extended Register/Register Instruction | 137 |
| 5-28 | Example for Extended Immediate/Indexed Instruction | 138 |
| 5-29 | Extended Format I Instruction Formats | 139 |
| 5-30 | 20-Bit Addresses in Memory | 139 |
| 5-31 | Extended Format II Instruction Format | 140 |
| 5-32 | PUSHM/POPM Instruction Format | 141 |



| 5-33 | RRCM, RRAM, RRUM, and RLAM Instruction Format | 141 |
|-------------------|---|-----|
| 5-34 | BRA Instruction Format | 141 |
| 5-35 | CALLA Instruction Format | 141 |
| 5-36 | Decrement Overlap | 166 |
| 5-37 | Stack After a RET Instruction | 185 |
| 5-38 | Destination Operand—Arithmetic Shift Left | 187 |
| 5-39 | Destination Operand—Carry Left Shift | 188 |
| 5-40 | Rotate Right Arithmetically RRA.B and RRA.W | |
| 5-41 | Rotate Right Through Carry RRC.B and RRC.W | |
| 5-42 | Swap Bytes in Memory | |
| 5-43 | Swap Bytes in a Register | |
| 5-44 | Rotate Left Arithmetically—RLAM[.W] and RLAM.A | |
| 5-45 | Destination Operand-Arithmetic Shift Left | |
| 5-46 | Destination Operand-Carry Left Shift | |
| 5- 4 0 | Rotate Right Arithmetically RRAM[.W] and RRAM.A | |
| 5-48 | Rotate Right Arithmetically RRAX(.B,.A) – Register Mode | |
| 5-49 | Rotate Right Arithmetically RRAX(.B,.A) – Non-Register Mode | |
| | | |
| 5-50 | Rotate Right Through Carry RRCM[.W] and RRCM.A | |
| 5-51 | Rotate Right Through Carry RRCX(.B,.A) – Register Mode | |
| 5-52 | Rotate Right Through Carry RRCX(.B,.A) – Non-Register Mode | |
| 5-53 | Rotate Right Unsigned RRUM[.W] and RRUM.A | |
| 5-54 | Rotate Right Unsigned RRUX(.B,.A) – Register Mode | |
| 5-55 | Swap Bytes SWPBX.A Register Mode | |
| 5-56 | Swap Bytes SWPBX.A In Memory | |
| 5-57 | Swap Bytes SWPBX[.W] Register Mode | |
| 5-58 | Swap Bytes SWPBX[.W] In Memory | |
| 5-59 | Sign Extend SXTX.A | |
| 5-60 | Sign Extend SXTX[.W] | |
| 6-1 | Flash Memory Module Block Diagram | |
| 6-2 | 256-KB Flash Memory Segments Example | |
| 6-3 | Erase Cycle Timing | |
| 6-4 | Erase Cycle From Flash | |
| 6-5 | Erase Cycle From RAM | |
| 6-6 | Byte/Word/Long-Word Write Timing | |
| 6-7 | Initiating a Byte/Word Write From Flash | |
| 6-8 | Initiating a Byte/Word Write From RAM | |
| 6-9 | Initiating Long-Word Write From Flash | |
| 6-10 | Initiating Long-Word Write from RAM | |
| 6-11 | Block-Write Cycle Timing | 270 |
| 6-12 | Block Write Flow | 271 |
| 6-13 | User-Developed Programming Solution | 274 |
| 7-1 | LPM5 Entry/Exit Flow | 285 |
| 9-1 | DMA Controller Block Diagram | 303 |
| 9-2 | DMA Addressing Modes | 304 |
| 9-3 | DMA Single Transfer State Diagram | 306 |
| 9-4 | DMA Block Transfer State Diagram | 307 |
| 9-5 | DMA Burst-Block Transfer State Diagram | 309 |
| 10-1 | MPY32 Block Diagram | |
| 10-2 | Q15 Format Representation | 332 |
| 10-3 | Q14 Format Representation | |
| 10-4 | Saturation Flow Chart | |
| 10-5 | Multiplication Flow Chart | |
| 11-1 | LFSR Implementation of CRC-CCITT Standard, Bit 0 is the MSB of the Result | |
| | | |



www.ti.com

| 11-2 | Implementation of CRC-CCITT using the CRCDI and CRCINIRES registers | |
|-------|---|-----|
| 12-1 | Timer_A Block Diagram | 355 |
| 12-2 | Up Mode | 357 |
| 12-3 | Up Mode Flag Setting | 357 |
| 12-4 | Continuous Mode | 357 |
| 12-5 | Continuous Mode Flag Setting | 357 |
| 12-6 | Continuous Mode Time Intervals | 358 |
| 12-7 | Up/Down Mode | 358 |
| 12-8 | Up/Down Mode Flag Setting | 359 |
| 12-9 | Output Unit in Up/Down Mode | 359 |
| 12-10 | Capture Signal (SCS = 1) | 360 |
| 12-11 | Capture Cycle | 361 |
| | Output Example – Timer in Up Mode | |
| | Output Example – Timer in Continuous Mode | |
| | Output Example – Timer in Up/Down Mode | |
| | Capture/Compare TAxCCR0 Interrupt Flag | |
| 13-1 | Timer_B Block Diagram | |
| 13-2 | Up Mode | |
| 13-3 | Up Mode Flag Setting | |
| 13-4 | Continuous Mode | |
| 13-5 | Continuous Mode Flag Setting | |
| 13-6 | Continuous Mode Time Intervals | |
| 13-7 | Up/Down Mode | |
| 13-8 | Up/Down Mode Flag Setting | |
| 13-9 | Output Unit in Up/Down Mode | |
| | · | |
| | Capture Cycle | |
| | Output Example – Timer in Up Mode | |
| | Output Example – Timer in Op Mode | |
| | Output Example – Timer in Continuous Mode | |
| | Capture/Compare TBxCCR0 Interrupt Flag | |
| 14-1 | RTC_A | |
| | REF Block Diagram | |
| 15-1 | | |
| 16-1 | USCI_Ax Block Diagram – UART Mode (UCSYNC = 0) | |
| 16-2 | | |
| 16-3 | Idle-Line Format | |
| 16-4 | Address-Bit Multiprocessor Format | |
| 16-5 | Auto Baud-Rate Detection – Break/Synch Sequence | |
| 16-6 | Auto Baud-Rate Detection – Synch Field | |
| 16-7 | UART vs IrDA Data Format | |
| 16-8 | Glitch Suppression, USCI Receive Not Started | 433 |
| 16-9 | Glitch Suppression, USCI Activated | |
| 16-10 | BITCLK Baud-Rate Timing With UCOS16 = 0 | |
| 16-11 | Receive Error | |
| 17-1 | USCI Block Diagram – SPI Mode | |
| 17-2 | USCI Master and External Slave | |
| 17-3 | USCI Slave and External Master | _ |
| 17-4 | USCI SPI Timing With UCMSB = 1 | |
| 18-1 | USCI Block Diagram – I ² C Mode | |
| 18-2 | I ² C Bus Connection Diagram | |
| 18-3 | I ² C Module Data Transfer | |
| 18-4 | Bit Transfer on I ² C Bus | |
| 18-5 | I ² C Module 7-Bit Addressing Format | 471 |





| 1 | 8-6 | I ² C Module 10-Bit Addressing Format | 471 |
|---|------|---|-----|
| 1 | 8-7 | I ² C Module Addressing Format With Repeated START Condition | 471 |
| 1 | 8-8 | I ² C Time-Line Legend | 472 |
| 1 | 8-9 | I ² C Slave Transmitter Mode | 473 |
| 1 | 8-10 | I ² C Slave Receiver Mode | 475 |
| 1 | 8-11 | I ² C Slave 10-Bit Addressing Mode | 476 |
| 1 | 8-12 | I ² C Master Transmitter Mode | 478 |
| 1 | 8-13 | I ² C Master Receiver Mode | 480 |
| 1 | 8-14 | I ² C Master 10-Bit Addressing Mode | 481 |
| 1 | 8-15 | Arbitration Procedure Between Two Master Transmitters | 482 |
| 1 | 8-16 | Synchronization of Two I ² C Clock Generators During Arbitration | 483 |
| 1 | 9-1 | ADC12_A Block Diagram | 497 |
| 1 | 9-2 | Analog Multiplexer | 498 |
| 1 | 9-3 | Extended Sample Mode | 500 |
| 1 | 9-4 | Pulse Sample Mode | 501 |
| 1 | 9-5 | Analog Input Equivalent Circuit | 501 |
| 1 | 9-6 | Single-Channel Single-Conversion Mode | 503 |
| 1 | 9-7 | Sequence-of-Channels Mode | 504 |
| 1 | 9-8 | Repeat-Single-Channel Mode | 505 |
| 1 | 9-9 | Repeat-Sequence-of-Channels Mode | 506 |
| 1 | 9-10 | Typical Temperature Sensor Transfer Function | 508 |
| 1 | 9-11 | ADC12_A Grounding and Noise Considerations | 509 |
| 2 | 20-1 | Large Implementation of EEM | 525 |



List of Tables

| 1-1 | Interrupt Sources, Flags, and Vectors | . 24 |
|------|---|------|
| 1-2 | Connection of Unused Pins | . 32 |
| 1-3 | Tag Values | . 36 |
| 1-4 | Peripheral Discovery Descriptor | . 36 |
| 1-5 | Values for Memory Entry | . 37 |
| 1-6 | Values for Peripheral Entry | . 38 |
| 1-7 | Peripheral IDs | . 38 |
| 1-8 | Sample Peripheral Discovery Descriptor | . 39 |
| 1-9 | SFR Base Address | . 40 |
| 1-10 | Special Function Registers | . 40 |
| 1-14 | SYS Base Address | . 44 |
| 1-15 | SYS Configuration Registers | . 44 |
| 2-1 | Watchdog Timer Registers | . 58 |
| 3-1 | Unified Clock System Registers | |
| 4-1 | SVS/SVM Thresholds | . 88 |
| 4-2 | PMM Voltage Reference per Operational Mode | |
| 4-3 | SVS/SVM Performance Control Modes Manual | . 95 |
| 4-4 | SVS/SVM Performance Control Modes Automatic | . 95 |
| 4-5 | PMM Registers | . 96 |
| 5-1 | SR Bit Description | |
| 5-2 | Values of Constant Generators CG1, CG2 | |
| 5-3 | Source/Destination Addressing | |
| 5-4 | MSP430 Double-Operand Instructions | |
| 5-5 | MSP430 Single-Operand Instructions | |
| 5-6 | Conditional Jump Instructions | |
| 5-7 | Emulated Instructions | |
| 5-8 | Interrupt, Return, and Reset Cycles and Length | |
| 5-9 | MSP430 Format II Instruction Cycles and Length | |
| 5-10 | MSP430 Format I Instructions Cycles and Length | |
| 5-11 | Description of the Extension Word Bits for Register Mode | |
| 5-12 | Description of Extension Word Bits for Non-Register Modes | |
| 5-13 | Extended Double-Operand Instructions | |
| 5-14 | Extended Single-Operand Instructions | |
| 5-15 | Extended Emulated Instructions | |
| 5-16 | Address Instructions, Operate on 20-Bit Register Data | 143 |
| 5-17 | MSP430X Format II Instruction Cycles and Length | |
| 5-18 | MSP430X Format I Instruction Cycles and Length | |
| 5-19 | Address Instruction Cycles and Length | 146 |
| 5-20 | Instruction Map of MSP430X | 147 |
| 6-1 | Erase Modes | |
| 6-2 | Write Modes | 265 |
| 6-3 | Flash Access While Flash is Dusy (BUSY = 1) | |
| 6-4 | Flash Controller Registers | |
| 7-1 | I/O Configuration | 281 |
| 7-2 | Digital I/O Registers | |
| 8-1 | RAMCTL Module Register | |
| 9-1 | DMA Transfer Modes | |
| 9-2 | DMA Trigger Operation | |
| 9-3 | Maximum Single-Transfer DMA Cycle Time | 312 |





| 9-4 | DMA Registers | 315 |
|------|--|-----|
| 10-1 | Result Availability (MPYFRAC = 0, MPYSAT = 0) | 328 |
| 10-2 | OP1 Registers | 330 |
| 10-3 | OP2 Registers | 330 |
| 10-4 | SUMEXT and MPYC Contents | 331 |
| 10-5 | Result Availability in Fractional Mode (MPYFRAC = 1, MPYSAT = 0) | 333 |
| 10-6 | Result Availability in Saturation Mode (MPYSAT = 1) | 334 |
| 10-7 | MPY32 Registers | 341 |
| 10-8 | Alternative Registers | 343 |
| 11-1 | CRC Module Registers | 350 |
| 12-1 | Timer Modes | 356 |
| 12-2 | Output Modes | 362 |
| 12-3 | Timer_A Registers | 368 |
| 13-1 | Timer Modes | 377 |
| 13-2 | TBxCLn Load Events | 382 |
| 13-3 | Compare Latch Operating Modes | 382 |
| 13-4 | Output Modes | 383 |
| 13-5 | Timer_B Registers | 389 |
| 14-1 | Real-Time Clock Registers | 403 |
| 15-1 | REF Control of Reference System (REFMSTR = 1) (Default) | 418 |
| 15-2 | Table 2. ADC Control of Reference System (REFMSTR = 0) | 418 |
| 15-3 | REF Registers | 421 |
| 16-1 | Receive Error Conditions | 432 |
| 16-2 | BITCLK Modulation Pattern | 434 |
| 16-3 | BITCLK16 Modulation Pattern | 435 |
| 16-4 | Commonly Used Baud Rates, Settings, and Errors, UCOS16 = 0 | 438 |
| 16-5 | Commonly Used Baud Rates, Settings, and Errors, UCOS16 = 1 | 440 |
| 16-6 | USCI_Ax Registers | 443 |
| 17-1 | UCxSTE Operation | 455 |
| 17-2 | USCI_Ax Registers | |
| 17-3 | USCI_Bx Registers | 460 |
| 18-1 | I ² C State Change Interrupt Flags | 485 |
| 18-2 | USCI_Bx Registers | 487 |
| 19-1 | ADC12_A Conversion Result Formats | 502 |
| 19-2 | Conversion Mode Summary | |
| 19-3 | ADC12_A Registers | 512 |
| 20-1 | 5xx EEM Configurations | 528 |



Read This First

About This Manual

This manual describes the modules and peripherals of the MSP430x5xx family of devices. Each description presents the module or peripheral in a general sense. Not all features and functions of all modules or peripherals may be present on all devices. In addition, modules or peripherals may differ in their exact implementation between device families, or may not be fully implemented on an individual device or device family.

Pin functions, internal signal connections, and operational parameters differ from device to device. The user should consult the device-specific data sheet for these details.

Related Documentation From Texas Instruments

For related documentation see the web site http://www.ti.com/msp430.

FCC Warning

This equipment is intended for use in a laboratory test environment only. It generates, uses, and can radiate radio frequency energy and has not been tested for compliance with the limits of computing devices pursuant to subpart J of part 15 of FCC rules, which are designed to provide reasonable protection against radio frequency interference. Operation of this equipment in other environments may cause interference with radio communications, in which case the user at his own expense will be required to take whatever measures may be required to correct this interference.

Notational Conventions

Program examples, are shown in a special typeface.

Glossary

| ACLK | Auxiliary Clock |
|-----------|--|
| ADC | Analog-to-Digital Converter |
| BOR | Brown-Out Reset; see System Resets, Interrupts, and Operating Modes |
| BSL | Bootstrap Loader; see www.ti.com/msp430 for application reports |
| CPU | Central Processing Unit See RISC 16-Bit CPU |
| DAC | Digital-to-Analog Converter |
| DCO | Digitally Controlled Oscillator; see FLL+ Module |
| dst | Destination; see RISC 16-Bit CPU |
| FLL | Frequency Locked Loop; see FLL+ Module |
| GIE Modes | General Interrupt Enable; see System Resets Interrupts and Operating |
| INT(N/2) | Integer portion of N/2 |
| I/O | Input/Output; see Digital I/O |
| ISR | Interrupt Service Routine |
| LSB | Least-Significant Bit |



| LSD | Least-Significant Digit |
|-------|---|
| LPM | Low-Power Mode; see System Resets Interrupts and Operating Modes; also named PM for Power Mode |
| MAB | Memory Address Bus |
| MCLK | Master Clock |
| MDB | Memory Data Bus |
| MSB | Most-Significant Bit |
| MSD | Most-Significant Digit |
| NMI | (Non)-Maskable Interrupt; see System Resets Interrupts and Operating Modes; also split to UNMI and SNMI |
| PC | Program Counter; see RISC 16-Bit CPU |
| PM | Power Mode See; system Resets Interrupts and Operating Modes |
| POR | Power-On Reset; see System Resets Interrupts and Operating Modes |
| PUC | Power-Up Clear; see System Resets Interrupts and Operating Modes |
| RAM | Random Access Memory |
| SCG | System Clock Generator; see System Resets Interrupts and Operating Modes |
| SFR | Special Function Register; see System Resets, Interrupts, and Operating Modes |
| SMCLK | Sub-System Master Clock |
| SNMI | System NMI; see System Resets, Interrupts, and Operating Modes |
| SP | Stack Pointer; see RISC 16-Bit CPU |
| SR | Status Register; see RISC 16-Bit CPU |
| src | Source; see RISC 16-Bit CPU |
| TOS | Top of stack; see RISC 16-Bit CPU |
| UNMI | User NMI; see System Resets, Interrupts, and Operating Modes |
| WDT | Watchdog Timer; see Watchdog Timer |
| z16 | 16 bit address space |
| | |

Register Bit Conventions

Each register is shown with a key indicating the accessibility of the each individual bit, and the initial condition:

Register Bit Accessibility and Initial Condition

| Key | Bit Accessibility |
|-----------|--|
| rw | Read/write |
| r | Read only |
| r0 | Read as 0 |
| r1 | Read as 1 |
| W | Write only |
| w0 | Write as 0 |
| w1 | Write as 1 |
| (w) | No register bit implemented; writing a 1 results in a pulse. The register bit is always read as 0. |
| h0 | Cleared by hardware |
| h1 | Set by hardware |
| -0,-1 | Condition after PUC |
| -(0),-(1) | Condition after POR |
| -[0],-[1] | Condition after BOR |
| -{0},-{1} | Condition after Brownout |



System Resets, Interrupts, and Operating Modes, System Control Module (SYS)

The system control module (SYS) is available on all devices. The following list shows the basic feature set of SYS.

- Brownout reset/power on reset (BOR/POR) handling
- · Power up clear (PUC) handling
- (Non)maskable interrupt (SNMI/UNMI) event source selection and management
- Address decoding
- Providing an user data-exchange mechanism via the JTAG mailbox (JMB)
- Bootstrap loader (BSL) entry mechanism
- Configuration management (device descriptors)
- Providing interrupt vector generators for reset and NMIs
- Watchdog timer (WDT_A)

| T | opic | | Page |
|---|------|--|------|
| | 1.1 | System Control Module (SYS) Introduction | 18 |
| | 1.2 | System Reset and Initialization | 18 |
| | 1.3 | Interrupts | 20 |
| | 1.4 | Operating Modes | 27 |
| | 1.5 | Principles for Low-Power Applications | 32 |
| | 1.6 | Connection of Unused Pins | 32 |
| | 1.7 | Boot Code | 32 |
| | 1.8 | Bootstrap Loader (BSL) | 32 |
| | 1.9 | Memory Map – Uses and Abilities | 33 |
| | 1.11 | Device Descriptor Table | 35 |
| | 1.12 | Special Function Registers (SFRs) | 40 |
| | 1.13 | SYS Configuration Registers | 44 |
| Г | | | |



1.1 System Control Module (SYS) Introduction

SYS is responsible for the interaction between various modules throughout the system. The functions that SYS provides for are not inherent to the modules themselves. Address decoding, bus arbitration, interrupt event consolidation, and reset generation are some examples of the many functions that SYS provides.

1.2 System Reset and Initialization

The system reset circuitry is shown in Figure 1-1 and sources a brownout reset (BOR), a power on reset (POR), and a power up clear (PUC). Different events trigger these reset signals and different initial conditions exist depending on which signal was generated.

A BOR is a device reset. A BOR is only generated by the following events:

- · Powering up the device
- A low signal on RST/NMI pin when configured in the reset mode
- A wakeup event from LPM5 mode
- · A software BOR event

A POR is always generated when a BOR is generated, but a BOR is not generated by a POR. The following events trigger a POR:

- A BOR signal
- A SVS_H and/or SVS_M low condition when enabled (see the PMM module for details)
- A SVS_I and/or SVS_I low condition when enabled (see the PMM module for details)
- A software POR event

A PUC is always generated when a POR is generated, but a POR is not generated by a PUC. The following events trigger a PUC:

- A POR signal
- Watchdog timer expiration when watchdog mode only (see the WDT_A module for details)
- Watchdog timer security key violation (see the WDT A module for details)
- A Flash memory security key violation (see the Flash Memory Controller module for details)
- Power Management Module security key violation (see the PMM module for details)
- Fetch from peripheral area

Note: The number and type of resets available may vary from device to device. See the device-specific data sheet for all reset sources available.






Figure 1-1. BOR/POR/PUC Reset Circuit



Interrupts www.ti.com

1.2.1 Device Initial Conditions After System Reset

After a BOR, the initial device conditions are:

- The RST/NMI pin is configured in the reset mode.
- I/O pins are switched to input mode as described in the Digital I/O chapter.
- Other peripheral modules and registers are initialized as described in their respective chapters in this manual.
- Status register (SR) is reset.
- The watchdog timer powers up active in watchdog mode.
- Program counter (PC) is loaded with the boot code address and boot code execution begins at that address. See Section 1.7 for more information regarding the boot code. Upon completion of the boot code, the PC is loaded with the address contained at the SYSRSTIV reset location (0FFFEh).

After a system reset, user software must initialize the device for the application requirements. The following must occur:

- Initialize the stack pointer (SP), typically to the top of RAM.
- Initialize the watchdog to the requirements of the application.
- Configure peripheral modules to the requirements of the application.

1.3 Interrupts

The interrupt priorities are fixed and defined by the arrangement of the modules in the connection chain as shown in Figure 1-2. Interrupt priorities determine what interrupt is taken when more than one interrupt is pending simultaneously.

There are three types of interrupts:

- System reset
- (Non)maskable
- Maskable




Figure 1-2. Interrupt Priority

Note: The types of Interrupt sources available and their respective priorities can change from device to device. Please see the device specific datasheet for all interrupt sources and their priorities.



www.ti.com Interrupts

1.3.1 (Non)Maskable Interrupts (NMIs)

In general, NMIs are not masked by the general interrupt enable (GIE) bit. The family supports two levels of NMIs — system NMI (SNMI) and user NMI (UNMI). The NMI sources are enabled by individual interrupt enable bits. When an NMI interrupt is accepted, other NMIs of that level are automatically disabled to prevent nesting of consecutive NMIs of the same level. Program execution begins at the address stored in the NMI vector as shown in Table 1-1. To allow software backward compatibility to users of earlier MSP430 families, the software may, but does not need to, reenable NMI sources. The block diagram for NMI sources is shown in Figure 1-3.

A UNMI interrupt can be generated by following sources:

- An edge on the RST/NMI pin when configured in NMI mode
- An oscillator fault occurs
- · An access violation to the flash memory

A SNMI interrupt can be generated by following sources:

- Power Management Module (PMM) SVM_I/SVM_H supply voltage fault
- PMM high/low side delay expiration
- Vacant memory access
- JTAG mailbox (JMB) event

Note: The number and types of NMI sources may vary from device to device. See the device-specific data sheet for all NMI sources available.

1.3.2 SNMI Timing

Consecutive SNMIs that occur at a higher rate than they can be handled (interrupt storm) allow the main program to execute one instruction after the SNMI handler is finished with a RETI instruction, before the SNMI handler is executed again. Consecutive SNMIs are not interrupted by UNMIs in this case. This avoids a blocking behavior on high SNMI rates.



Interrupts www.ti.com




Figure 1-3. NMIs With Reentrance Protection



www.ti.com Interrupts

1.3.3 Maskable Interrupts

Maskable interrupts are caused by peripherals with interrupt capability. Each maskable interrupt source can be disabled individually by an interrupt enable bit, or all maskable interrupts can be disabled by the general interrupt enable (GIE) bit in the status register (SR).

Each individual peripheral interrupt is discussed in its respective module chapter in this manual.

Interrupt Processing

When an interrupt is requested from a peripheral and the peripheral interrupt enable bit and GIE bit are set, the interrupt service routine is requested. Only the individual enable bit must be set for (non)-maskable interrupts (NMI) to be requested.

Interrupt Acceptance

The interrupt latency is six cycles, starting with the acceptance of an interrupt request, and lasting until the start of execution of the first instruction of the interrupt service routine, as shown in Figure 1-4. The interrupt logic executes the following:

- 1. Any currently executing instruction is completed.
- 2. The PC, which points to the next instruction, is pushed onto the stack.
- 3. The SR is pushed onto the stack.
- 4. The interrupt with the highest priority is selected if multiple interrupts occurred during the last instruction and are pending for service.
- 5. The interrupt request flag resets automatically on single-source flags. Multiple source flags remain set for servicing by software.
- 6. The SR is cleared. This terminates any low-power mode. Because the GIE bit is cleared, further interrupts are disabled.
- 7. The content of the interrupt vector is loaded into the PC; the program continues with the interrupt service routine at that address.




Figure 1-4. Interrupt Processing



Interrupts www.ti.com

Return From Interrupt

The interrupt handling routine terminates with the instruction:

RETI //return from an interrupt service routine

The return from the interrupt takes five cycles to execute the following actions and is illustrated in Figure 1-5.

- 1. The SR with all previous settings pops from the stack. All previous settings of GIE, CPUOFF, etc. are now in effect, regardless of the settings used during the interrupt service routine.
- 2. The PC pops from the stack and begins execution at the point where it was interrupted.




Figure 1-5. Return From Interrupt

1.3.5 Interrupt Vectors

The interrupt vectors are located in the address range 0FFFFh to 0FF80h, for a maximum of 64 interrupt sources. A vector is programmed by the user and points to the start location of the corresponding interrupt service routine. Table 1-1 is an example of the interrupt vectors available. See the device-specific data sheet for the complete interrupt vector list.

| Interrupt Source | Interrupt Flag | System Interrupt | Word Address | Priority |
|---|--------------------------------|---|--------------|-------------|
| Reset: power up, external reset watchdog, flash password | WDTIFG KEYV | Reset | 0FFFEh | Highest |
| System NMI: PMM | | (Non)maskable | 0FFFCh | |
| User NMI: NMI, oscillator fault, flash memory access violation | NMIIFG OFIFG ACCVIFG | (Non)maskable (Non)maskable (Non)maskable | 0FFFAh | |
| Device specific | | | 0FFF8h | |
| | | | | |
| Watchdog timer | WDTIFG | Maskable | | |
| | | | | |
| Device specific | | | | |
| Reserved | | Maskable | | Lowest |

Table 1-1. Interrupt Sources, Flags, and Vectors

Some interrupt enable bits, and interrupt flags, as well as, control bits for the \overline{RST}/NMI pin are located in the special function registers (SFR). The SFR are located in the peripheral address range and are byte and word accessible. See the device-specific data sheet for the SFR configuration.



www.ti.com Interrupts

Alternate Interrupt Vectors

It is possible to use the RAM as an alternate location for the interrupt vector locations. Setting the SYSRIVECT bit in SYSCTL causes the interrupt vectors to be remapped to the top of RAM. Once set, any interrupt vectors to the alternate location now residing in RAM. Because SYSRIVECT is automatically cleared on a BOR, it is critical that the reset vector at location 0FFFEh still be available and handled properly in firmware.

1.3.6 SYS Interrupt Vector Generators

SYS collects all system NMI (SNMI) sources, user NMI (UNMI) sources, and BOR/POR/PUC (reset) sources of all the other modules. They are combined into three interrupt vectors. The interrupt vector registers SYSRSTIV, SYSSNIV, SYSUNIV are used to determine which flags requested an interrupt or a reset. The interrupt with the highest priority of a group, when enabled, generates a number in the corresponding SYSRSTIV, SYSSNIV, SYSUNIV register. This number can be directly added to the program counter, causing a branch to the appropriate portion of the interrupt service routine. Disabled interrupts do not affect the SYSRSTIV, SYSSNIV, SYSUNIV values. Reading SYSRSTIV, SYSSNIV, SYSUNIV register automatically resets the highest pending interrupt flag of that register. If another interrupt flag is set, another interrupt is immediately generated after servicing the initial interrupt. Writing to the SYSRSTIV, SYSSNIV, SYSUNIV register automatically resets all pending interrupt flags of the group.

SYSSNIV Software Example

The following software example shows the recommended use of SYSSNIV. The SYSSNIV value is added to the PC to automatically jump to the appropriate routine. For SYSRSTIV and SYSUNIV, a similar software approach can be used. The following is an example for a generic device. Vectors can change in priority for a given device. The device specific data sheet should be referenced for the vector locations. All vectors should be coded symbolically to allow for easy portability of code.

```
&SYSSNIV, PC; Add offset to jump table
SNI_ISR:
           ADD
        RETI
                    ; Vector 0: No interrupt
                 SVML_ISR ; Vector 2: SVMLIFG
        JMP
               SVMH_ISR
                              ; Vector 4: SVMHIFG
        JMP
                              ; Vector 6: SVSMLDLYIFG
        JMP
               DLYL_ISR
        JMP
               DLYH_ISR
                              ; Vector 8: SVSMHDLYIFG
        JMP
               VMA_ISR
                              ; Vector 10: VMAIFG
               JMBI_ISR
        JMP
                               ; Vector 12: JMBINIFG
                                   ; Vector 14: JMBOUTIFG
JMBO_ISR:
                                   ; Task_E starts here
       RETI
                                   ; Return
SVML_ISR:
                                   ; Vector 2
                                   ; Task_2 starts here
        . . .
                                   ; Return
       RETI
                                   ; Vector 4
SVMH_ISR:
                             ; Task_4 starts here
       RETI
                                   ; Return
DELL_ISR:
                                   ; Vector 6
                                   ; Task_6 starts here
                                   ; Return
       RETI
DELH_ISR:
                                   ; Vector 8
                                   ; Task_8 starts here
       RETI
                                   ; Return
VMA_ISR:
                                      ; Vector A
                                   ; Task_A starts here
                                   ; Return
         RETI
JMBI_ISR:
                                   ; Vector C
                                   ; Task_C starts here
      RETI
                                   ; Return
```



Interrupts www.ti.com

SYSBERRIV Bus Error Interrupt Vector Generator

Some devices, for example those that contain the USB module, include an additional system interrupt vector generator, SYSBERRIV. In general, any type of system related bus error or timeout error is associated with a user NMI event. Upon this event, the SYSUNIV will contain an offset value corresponding to a bus error event (BUSIFG). This offset can be added to the PC to automatically jump to the appropriate NMI routine. Similarly, SYSBERRIV will also contain an offset value corresponding to which specific event caused the bus error event. The offset value in SYSBERRIV can be added inside the NMI routine to automatically jump to the appropriate routine. In this way, the SYSBERRIV can be thought of as an extension to the user NMI vectors.

1.3.7 Interrupt Nesting

Interrupt nesting is enabled if the GIE bit is set inside an interrupt service routine. When interrupt nesting is enabled, any interrupt occurring during an interrupt service routine interrupts the routine, regardless of the interrupt priorities.



www.ti.com Operating Modes

1.4 Operating Modes

The MSP430 family is designed for ultralow-power applications and uses different operating modes shown in Figure 1-6.

The operating modes take into account three different needs:

- Ultralow power
- Speed and data throughput
- Minimization of individual peripheral current consumption

The low-power modes LPM0 through LPM4 are configured with the CPUOFF, OSCOFF, SCG0, and SCG1 bits in the SR. The advantage of including the CPUOFF, OSCOFF, SCG0, and SCG1 mode-control bits in the SR is that the present operating mode is saved onto the stack during an interrupt service routine. Program flow returns to the previous operating mode if the saved SR value is not altered during the interrupt service routine. Program flow can be returned to a different operating mode by manipulating the saved SR value on the stack inside of the interrupt service routine. When setting any of the mode-control bits, the selected operating mode takes effect immediately. Peripherals operating with any disabled clock are disabled until the clock becomes active. Peripherals may also be disabled with their individual control register settings. All I/O port pins and RAM/registers are unchanged. Wakeup from LPM0 through LPM4 is possible through all enabled interrupts.

When LPM5 is entered, the voltage regulator of the Power Management Module (PMM) is disabled. All RAM and register contents are lost, as well as I/O configuration. Wakeup is possible via a power sequence, a RST event, or from specific I/O (see the Digital I/O chapter for details).



Operating Modes www.ti.com




Figure 1-6. Operation Modes



www.ti.com Operating Modes

| SCG1 | SCG0 | OSCOFF | CPUOFF | Mode | CPU and Clocks Status |
|------|------|--------|--------|---------------------|---|
| 0 | 0 | 0 | 0 | Active | CPU, MCLK are active. |
| | | | | | ACLK is active. SMCLK optionally active (SMCLKOFF = 0). |
| 0 | 0 | 0 | 1 | LPM0 | CPU, MCLK are disabled. |
| | | | | | ACLK is active. SMCLK optionally active (SMCLKOFF = 0). |
| | | | | | DCO is enabled if sources ACLK, MCLK, or SMCLK (SMCLKOFF = 0). |
| | | | | | FLL is enabled if DCO is enabled. |
| 0 | 1 | 0 | 1 | LPM1 | CPU, MCLK are disabled. |
| | | | | | ACLK is active. SMCLK optionally active (SMCLKOFF = 0). |
| | | | | | DCO is enabled if sources ACLK or SMCLK (SMCLKOFF = 0). |
| | | | | | FLL is disabled. |
| 1 | 0 | 0 | 1 | LPM2 | CPU, MCLK are disabled. |
| | | | | | ACLK is active. SMCLK is disabled. |
| | | | | | DCO is enabled if sources ACLK. |
| | | | | | FLL is disabled. |
| 1 | 1 | 0 | 1 | LPM3 | CPU, MCLK are disabled. |
| | | | | | ACLK is active. SMCLK is disabled. |
| | | | | | DCO is enabled if sources ACLK. |
| | | | | | FLL is disabled. |
| 1 | 1 | 1 | 1 | LPM4 | CPU and all clocks are disabled. |
| 1 | 1 | 1 | 1 | LPM5 ⁽¹⁾ | When PMMREGOFF = 1, regulator is disabled. No memory retention. |

⁽¹⁾ LPM5 mode is not available on 'F543x and F541x devices. It is available on 'F543xA and 'F541xA devices.



Operating Modes www.ti.com

1.4.1 Entering and Exiting Low-Power Modes LPM0 Through LPM4

An enabled interrupt event wakes the device from low-power operating modes LPM0 through LPM4. The program flow for exiting LPM0 through LPM4 is:

- Enter interrupt service routine
 - The PC and SR are stored on the stack.
 - The CPUOFF, SCG1, and OSCOFF bits are automatically reset.
- Options for returning from the interrupt service routine
 - The original SR is popped from the stack, restoring the previous operating mode.
 - The SR bits stored on the stack can be modified within the interrupt service routine returning to a different operating mode when the RETI instruction is executed.

```
; Enter LPMO Example
  BIS #GIE+CPUOFF,SR
                                            ; Enter LPM0
                                            ; Program stops here
; Exit LPMO Interrupt Service Routine
  BIC #CPUOFF, 0(SP)
                                           ; Exit LPM0 on RETI
  RETI
; Enter LPM3 Example
  BIS
       #GIE+CPUOFF+SCG1+SCG0,SR
                                            ; Enter LPM3
                                            ; Program stops here
  . . .
; Exit LPM3 Interrupt Service Routine
  BIC #CPUOFF+SCG1+SCG0,0(SP)
                                            ; Exit LPM3 on RETI
  RETI
; Enter LPM4 Example
  BIS #GIE+CPUOFF+OSCOFF+SCG1+SCG0,SR
                                           ; Enter LPM4
                                            ; Program stops here
; Exit LPM4 Interrupt Service Routine
  BIC #CPUOFF+OSCOFF+SCG1+SCG0,0(SP)
                                           ; Exit LPM4 on RETI
  RETI
```

1.4.2 Entering and Exiting Low-Power Mode LPM5

LPM5 entry and exit is handled differently than the other low power modes. LPM5, when used properly, gives the lowest power consumption available on a device. To achieve this, entry to LPM5 disables the LDO of the PMM module, removing the supply voltage from the core of the device. Since the supply voltage is removed from the core, all register contents, as well as, SRAM contents are lost. Exit from LPM5 causes a BOR event, which forces a complete reset of the system. Therefore, it is the application's responsibility to properly reconfigure the device upon exit from LPM5.

The wakeup time from LPM5 is significantly longer than the wakeup time from the other power modes (please see the device specific datasheet). This is primarily due to the facts that after exit from LPM5, time is required for the core voltage supply to be regenerated, as well as, boot code execution before the application code can start. Therefore, the usage of LPM5 is restricted to very low duty cycle events.



www.ti.com Operating Modes

The program flow for entering LPM5 is:

- Configure I/O appropriately. See the Digital I/O chapter for complete details.
 - Set all ports to general purpose I/O. Configure each port to ensure no floating inputs based on the application requirements.
 - If wakeup from I/O is desired, configure input ports with interrupt capability appropriately.
- Enter LPM5. The following code example shows how to enter LPM5 mode. See the *Power Management Module and Supply Voltage Supervisor* chapter for further details.

Exit from LPM5 is possible with a \overline{RST} event, a power on cycle, or via specific I/O. Any exit from LPM5 will cause a BOR. Program execution will continue at the location stored in the system reset vector location 0FFFEh after execution of the boot code. The PMMLPM5IFG bit inside the PMM module will be set indicating that the device was in LPM5 prior to the exit event. Additionally, SYSRSTIV = 08h which can be used to generate an efficient reset handler routine. During LPM5, all I/O pin conditions are automatically locked to the current state. Upon exit from LPM5, the I/O pin conditions remain locked until the application unlocks them. See the *Digital I/O* chapter for complete details. The program flow for exiting LPM5 is:

- · Enter system reset service routine
 - Reconfigure system as required for the application.
 - Reconfigure I/O as required for the application.

1.4.3 Extended Time in Low-Power Modes

The temperature coefficient of the DCO should be considered when the DCO is disabled for extended low-power mode periods. If the temperature changes significantly, the DCO frequency at wakeup may be significantly different from when the low-power mode was entered and may be out of the specified operating range. To avoid this, the DCO can be set to it lowest value before entering the low-power mode for extended periods of time where temperature can change.

```
; Enter LPM4 Example with lowest DCO Setting
  BIC #SCG0, SR
                                              ; Disable FLL
  MOV
         #0100h, &UCSCTL0
                                              ; Set DCO tap to first tap, clear
modulation.
  BTC
         #DCORSEL2+DCORSEL1+DCORSEL0,&UCSCTL1 ; Lowest DCORSEL
  BTS
         #GIE+CPUOFF+OSCOFF+SCG1+SCG0,SR
                                              ; Enter LPM4
                                              ; Program stops
; Interrupt Service Routine
        #CPUOFF+OSCOFF+SCG1+SCG0,0(SR)
  BTC
                                              ; Exit LPM4 on RETI
  RETI
```



1.5 Principles for Low-Power Applications

Often, the most important factor for reducing power consumption is using the device clock system to maximize the time in LPM3 or LPM4 modes whenever possible.

- Use interrupts to wake the processor and control program flow.
- Peripherals should be switched on only when needed.
- Use low-power integrated peripheral modules in place of software driven functions. For example, Timer_A and Timer_B can automatically generate PWM and capture external timing with no CPU resources.
- Calculated branching and fast table look-ups should be used in place of flag polling and long software calculations.
- Avoid frequent subroutine and function calls due to overhead.
- For longer software routines, single-cycle CPU registers should be used.

If the application has low duty cycle, slow response time events, maximizing time in LPM5 can further reduce power consumption significantly.

1.6 Connection of Unused Pins

The correct termination of all unused pins is listed in Table 1-2.

Potential Pin Comment AV_{CC} DV_{CC} AV_SS DV_{SS} Px.0 to Px.7 Open Switched to port function, output direction (PxDIR.n = 1) 47-kΩ pullup or internal pullup selected with 10-nF (2.2 nF⁽¹⁾) RST/NMI DV_{CC} or V_{CC} pulldown (1 TDO/TDI/TMS/TCK Open **TEST** Open

Table 1-2. Connection of Unused Pins

1.7 Boot Code

The boot code is always executed after a BOR. The boot code loads factory stored calibration values of the oscillator and reference voltages. In addition, it checks for a BSL entry sequence, as well as, checks for the presence of a customer definable boot strap loader (BSL).

1.8 Bootstrap Loader (BSL)

The BSL is software that is executed after start-up when a certain BSL entry condition is applied. The BSL enables the user to communicate with the embedded memory in the microcontroller during the prototyping phase, final production, and in service. All memory mapped resources, the programmable memory (flash memory), the data memory (RAM), and the peripherals, can be modified by the BSL as required. The user can define his own BSL code for flash-based devices and protect it against erasure and unintentional or unauthorized access.

A basic BSL program is provided by TI. This supports the commonly used UART protocol with RS232 interfacing, allowing flexible use of both hardware and software. To use the BSL, a specific BSL entry sequence must be applied to specific device pins. An added sequence of commands initiates the desired function. A boot-loading session can be exited by continuing operation at a defined user program address or by the reset condition. Access to the device memory via the BSL is protected against misuse by a user-defined password. For more details, see the MSP430 Memory Programming User's Guide (SLAU265) at www.ti.com/msp430.

The pulldown capacitor should not exceed 2.2 nF when using devices with Spy-Bi-Wire interface in Spy-Bi-Wire mode or in 4-wire JTAG mode with TI tools like FET interfaces or GANG programmers.



1.9 Memory Map – Uses and Abilities

This memory map represents the MSP430F5438 device. Though the address ranges differs from device to device, overall behavior remains the same.

| Car | generate NMI on read/v | write/fetch | | | | | | | |
|-------------------------------|----------------------------|---|---|------------------|---|------------|---|---|------------------|
| Generates PUC on fetch access | | | | | | | | | |
| Pro | tectable for read/write ac | cesses | | | | | | | |
| Alw | ays able to access PMM | registers from ⁽¹⁾ ; Mass erase by user possible | | | | | | | |
| Mas | ss erase by user possible | | | | | | | | |
| Ban | k erase by user possible | | | | | | | | |
| Seg | ment erase by user poss | sible | | | | | | | |
| Add | dress Range | Name and Usage | | | | Properties | 3 | | |
| 000 | 00h-00FFFh | Peripherals with gaps | | | | | | | |
| | 00000h-000FFh | Reserved for system extension | | | | | | | |
| | 00100h-00FEFh | Peripherals | | | | | | х | |
| | 00FF0h-00FF3h | Descriptor type ⁽²⁾ | | | | | | х | |
| | 00FF4h-00FF7h | Start address of descriptor structure | | | | | | х | |
| 010 | 00h-011FFh | BSL 0 | х | | | | х | | |
| 01200h-013FFh | | BSL 1 | х | | | | х | | |
| 01400h-015FFh | | BSL 2 | х | | | | х | | |
| 01600h-017FFh | | BSL 3 | х | | | х | х | | |
| | 017FCh-017FFh | BSL Signature Location | | | | | | | |
| 018 | 00h-0187Fh | Info D | х | | | | | | |
| 018 | 80h-018FFh | Info C | х | | | | | | |
| 019 | 00h-0197Fh | Info B | х | | | | | | |
| 019 | 80h-019FFh | Info A | х | | | | | | |
| 01A00h-01A7Fh | | Device Descriptors | | | | | | х | |
| 01C00h-05BFFh | | RAM 16 KB | | | | | | | |
| | 05B80-05BFFh | Alternate Interrupt Vectors | | | | | | | |
| 05C00h-0FFFFh Progr | | Program | х | x ⁽¹⁾ | х | | | | |
| 0FF80h-0FFFFh | | Interrupt Vectors | | | | | | | |
| 100 | 00h-45BFFh | Program | х | х | х | | | | |
| 45C00h-FFFFFh V | | Vacant | | | | | | | x ⁽³⁾ |

⁽¹⁾ Access rights are separately programmable for SYS and PMM.

1.9.1 Vacant Memory Space

Vacant memory is non-existent memory space. Accesses to vacant memory space generate a (non)maskable interrupt (NMI). Reads from vacant memory results in the value 3FFFh. In the case of a fetch, this is taken as JMP \$. Fetch accesses from vacant peripheral space result in a PUC. After the boot code is executed, it behaves like vacant memory space and also causes an NMI on access.

1.9.2 JTAG Lock Mechanism via the Electronic Fuse

A device can be protected from unauthorized access by disabling the JTAG and SpyBiWire interface by securing the device by programming the electronic fuse. Programming the electronic fuse, completely disables the debug and access capabilities associated with the JTAG and SpyBiWire interface and is not reversible. Some JTAG commands are still possible after the device is secured including the BYPASS command (see IEEE1149-2001 Standard) and the JMB_EXCHANGE command which allows access to the JTAG Mailbox System (see Table 9-2 for details). For more details on the electronic fuse see the MSP430 Memory Programming User's Guide (SLAU265) at www.ti.com/msp430.

Fixed ID for all MSP430 devices. See Section 1.11.1 for further details.

⁽³⁾ On vacant memory space, the value 03FFFh is driven on the data bus.



9-2 JTAG Mailbox (JMB) System

The SYS module provides the capability to exchange user data via the regular JTAG test/debug interface. The idea behind the JMB is to have a direct interface to the CPU during debugging, programming, and test that is identical for all '430 devices of this family and uses only few or no user application resources. The JTAG interface was chosen because it is available on all '430 devices and is a dedicated resource for debugging, programming and test.

Applications of the JMB are:

- Providing entry password for device lock/unlock protection
- Run-time data exchange (RTDX)

1.10.1 JMB Configuration

The JMB supports two transfer modes - 16-bit and 32-bit. Setting JMBMODE enables 32-bit transfer mode. Clearing JMBMODE enables 16-bit transfer mode.

1.10.2 JMBOUT0 and JMBOUT1 Outgoing Mailbox

Two 16-bit registers are available for outgoing messages to the JTAG port. JMBOUT0 is only used when using 16-bit transfer mode (JMBMODE = 0). JMBOUT1 is used in addition to JMBOUT0 when using 32-bit transfer mode (JMBMODE = 1). When the application wishes to send a message to the JTAG port, it writes data to JMBOUT0 for 16-bit mode, or JMBOUT0 and JMBOUT1 for 32-bit mode.

JMBOUT0FG and JMBOUT1FG are read only flags that indicate the status of JMBOUT0 and JMBOUT1, respectively. When JMBOUT0FG is set, JMBOUT0 has been read by the JTAG port and is ready to receive new data. When JMBOUT0FG is reset, the JMBOUT0 is not ready to receive new data. JMBOUT1FG behaves similarly.

1.10.3 JMBINO and JMBIN1 Incoming Mailbox

Two 16-bit registers are available for incoming messages from the JTAG port. JMBIN0 is only used when using 16-bit transfer mode (JMBMODE = 0). JMBIN1 is used in addition to JMBIN0 when using 32-bit transfer mode (JMBMODE = 1). When the JTAG port wishes to send a message to the application, it writes data to JMBIN0 for 16-bit mode, or JMBIN0 and JMBIN1 for 32-bit mode.

JMBIN0FG and JMBIN1FG are flags that indicate the status of JMBIN0 and JMBIN1, respectively. When JMBIN0FG is set, JMBIN0 has data that is available for reading. When JMBIN0FG is reset, no new data is available in JMBIN0. JMBIN1FG behaves similarly.

JMBIN0FG and JMBIN1FG can be configured to clear automatically by clearing JMBCLR10FF and JMCLR20FF, respectively. Otherwise, these flags must be cleared by software.

1.10.4 JMB NMI Usage

The JMB handshake mechanism can be configured to use interrupts to avoid unnecessary polling if desired. In 16-bit mode, JMBOUTIFG is set when JMBOUT0 has been read by the JTAG port and is ready to receive data. In 32-bit mode, JMBOUTIFG is set when both JMBOUT0 and JMBOUT1 has been read by the JTAG port and are ready to receive data. If JMBOUTIE is set, these events cause a system NMI. In 16-bit mode, JMBOUTIFG is cleared automatically when data is written to JMBOUT0. In 32-bit mode, JMBOUTIFG Is cleared automatically when data is written to both JMBOUT0 and JMBOUT1. In addition, the JMBOUTIFG can be cleared when reading SYSSNIV. Clearing JMBOUTIE disables the NMI interrupt.

In 16-bit mode, JMBINIFG is set when JMBIN0 is available for reading. In 32-bit mode, JMBINIFG is set when both JMBIN0 and JMBIN1 are available for reading. If JMBOUTIE is set, these events cause a system NMI. In 16-bit mode, JMBINIFG is cleared automatically when JMBIN0 is read. In 32-bit mode, JMBINIFG Is cleared automatically when both JMBIN0 and JMBIN1 are read. In addition, the JMBINIFG can be cleared when reading SYSSNIV. Clearing JMBINIE disables the NMI interrupt.



1.11 Device Descriptor Table

Each device provides a data structure in memory that allows an unambiguous identification of the device, as well as, a more detailed description of the available modules on a given device. SYS provides this information and can be used by device-adaptive SW tools and libraries to clearly identify a particular device and all modules and capabilities contained within it. The validity of the device descriptor can be verified by cyclic redundancy check (CRC). Figure 1-7 shows the logical order and structure of the device descriptor table. The complete device descriptor table and its contents can be found in the device specific datasheet.




Figure 1-7. Devices Descriptor Table

1.11.1 Identifying Device Type

The value read at address location 00FF0h identifies the family branch of the device. All values starting with 80h indicate a hierarchical structure consisting of the information block and a TLV tag-length-value (TLV) structure containing the various descriptors. Any other value than 80h read at address location 00FF0h indicates the device is of an older family and contains a flat descriptor beginning at location 0FF0h. The information block contains the device ID, die revisions, SW revisions of boot code, and other manufacturer and tool related information. The descriptors contains information about the available peripherals, their subtypes and addresses and provides the information required to build adaptive HW drivers for operating systems. The structure of the information block is shown below:

Device Descriptor Table www.ti.com

```
unsigned char Info_length; // 8 bit value
unsigned char CRC_length; // 8 bit value
unsigned short CRC_value; //16 bit value
unsigned short DeviceID; //16 bit value
struct Revision {
  majorFWrev :4; //bits 15..12 major firmware version
  minorFWrev :4; //bits 11..8 minor firmware version
  majorHWrev :4; //bits 7..4 major hardware version
  minorFWrev :4; //bits 3..0 minor hardware version
}
```

The length of the descriptors represented by Info_length is computed as follows:

 $Length = 2^{Info_length} \ in \ 32\text{-bit words}$

For example, if Info_length = 5, then the length of the descriptors equals 128 bytes.

1.11.2 TLV Descriptors

The TLV descriptors follow the information block. Because the information block is always a fixed length, the start location of the TLV descriptors is fixed for a given device family. For the MSP430x5xx family, this location is 01A08h. See the device-specific data sheet for the complete TLV structure and what descriptors are available.

The tag field identifies the type of descriptor. Table 1-3 shows the currently supported tags.

| Short Name Value | | Description | | |
|------------------|-----|--|--|--|
| LDTAG 01h | | Legacy descriptor (1xx, 2xx, 4xx families) | | |
| PDTAG 02h | | Peripheral discovery descriptor | | |
| Reserved | 03h | Future usage | | |
| Reserved | 04h | Future usage | | |
| BLANK | 05h | Blank descriptor | | |
| Reserved | 06h | Future usage | | |
| ADCCAL | 10h | ADC calibration | | |
| TAGEXT | FEh | Tag extender | | |

Table 1-3. Tag Values

The length field is one byte if the tag value is 01h through 0FDh and represents the length of the descriptor in bytes. If the tag value equals 0FEh, the next byte extends the tag values, and the following two bytes represent the length of the descriptor in bytes.

1.11.3 Peripheral discovery descriptor

This descriptor type can describe concatenated or distributed memory or peripheral mappings, as well as, the number of interrupt vectors and their order. Table 1-4 shows the structure of the peripheral discovery descriptor.

| | - | - |
|--------------------|--------------|-----------|
| Element | Size (bytes) | Comments |
| memory entry 1 | 2 | Optional |
| memory entry 2 | 2 | Optional |
| | 2 | Optional |
| delimiter (00h) | 1 | Mandatory |
| peripheral count | 1 | Mandatory |
| peripheral entry 1 | 2 | Optional |

Table 1-4. Peripheral Discovery Descriptor



| Element | Size (bytes) | Comments | |
|------------------------|--------------|-----------|--|
| peripheral entry 2 | 2 | Optional | |
| | 2 | Optional | |
| Interrupt priority N-3 | 1 | Optional | |
| Interrupt priority N-4 | 1 | Optional | |
| | 1 | Optional | |
| delimiter (00h) | 1 | Mandatory | |

The structures for a memory and peripherals are shown below:

Table 1-5 and Table 1-6 show the values that each element inside a memory and peripheral entry can take, respectively.

Table 1-5. Values for Memory Entry

| MemType | Size | More | UnitSize | AdrVal |
|---------------------|---------------|--------------|----------|---------|
| None | 0 B | End Entry | 0200h | 0000000 |
| RAM | 128 B | More Entries | 010000h | 0000001 |
| EEPROM | 256 B | | | 0000010 |
| Reserved | 512 B | | | 0000011 |
| FLASH | 1 KB | | | 0000100 |
| ROM | 2KB | | | 0000101 |
| MemType appended | 4 KB | | | 0000110 |
| Undefined | 8 KB | | | 0000111 |
| | 16 KB | | | 0001000 |
| | 32 KB | | | 0001001 |
| | 64 KB | | | 0001010 |
| | 128 KB | | | 0001011 |
| | 256 KB | | | 0001100 |
| | 512 KB | | | |
| | Size appended | | | |
| | Undefined | | | 1111111 |

Device Descriptor Table www.ti.com

Table 1-6. Values for Peripheral Entry

| Peripheral ID (PID) ⁽¹⁾ | UnitSize | AdrVal |
|------------------------------------|----------|---------|
| Any PID | 010h | 0000000 |
| Any PID | 0800h | 000001 |
| Any PID | | 0000010 |
| Any PID | | 0000011 |
| Any PID | | 0000100 |
| Any PID | | 0000101 |
| Any PID | | |
| Any PID | | |
| Any PID | | 1111111 |

⁽¹⁾ The Peripheral IDs are listed in Table 1-7. This is not a complete list, but shown as an example.

Table 1-7. Peripheral IDs⁽¹⁾

| Peripheral or Module | PID |
|-----------------------|-----|
| No Module | 00h |
| ET wrapper | 01h |
| SFR | 02h |
| UCS | 03h |
| SYS | 04h |
| PMM | 05h |
| Flash Controller | 08h |
| CRC16 | 09h |
| Port 1, 2 | 51h |
| Port 3, 4 | 52h |
| Port 5, 6 | 53h |
| Port 7, 8 | 54h |
| Port 9, 10 | 55h |
| Port J | 5Fh |
| Timer A0 | 81h |
| Timer A1 | 82h |
| Special info appended | FEh |
| Undefined module | FFh |

This table is not a complete list of all peripheral IDs available on a device, but is shown here for illustrative purposes only.



www.ti.com Device Descriptor Table

Table 1-8 shows a simple example for a peripheral discovery descriptor of a hypothetical device:

Table 1-8. Sample Peripheral Discovery Descriptor

| Hex | Binary | Description |
|------------|-----------------------|---|
| 030h, 0Eh | 001_1000_ 0_0_0001110 | RAM 16 KB; Start address = 01C00h (0Eh * 0200h) |
| 09Bh, 02Eh | 100_1011_0_0_0101110 | FLASH 128 KB Start address = 05C00h (2Eh * 0200h) |
| 00h | 0000_0000_0000_0000 | No more memory entries |
| 0Fh | 0000_1111 | Peripheral count = 15 |
| 02h, 10h | 00000010_0_0010000 | SFR at address = 0100h (10h * 10h) |
| 01h, 01h | 00000001_0_0000001 | ET wrapper at address = 0110h (0100h + 10h) |
| 05h, 01h | 00000101_0_0000001 | PMM at address = 0120h (0110h + 10h) |
| 03h, 01h | 00000011_0_0000001 | UCS at address = 0130h (0120h + 10h) |
| 08h, 01h | 00001000_0_0000001 | FLCTL at address = 0140h (0130h + 10h) |
| 09h, 01h | 00001001_0_0000001 | CRC16 at address = 0150h (0140h + 10h) |
| 04h, 01h | 00000100_0_0000001 | SYS at address = 0160h (0150h + 10h) |
| 51h, 0Ah | 01010001_0_0001010 | Port 1, 2 at address = 0200h (0160h + 10h * 10h) |
| 52h, 02h | 01010010_0_0000010 | Port 3, 4 at address = 0220h (0200h + 02h * 10h) |
| 53h, 02h | 01010011_0_0000010 | Port 5, 6 at address = 0240h (0220h + 02h * 10h) |
| 54h, 02h | 01010100_0_0000010 | Port 7, 8 at address = 0260h (0240h + 02h * 10h) |
| 55h, 02h | 01010101_0_0000010 | Port 9, 10 at address = 0280h (0260h + 02h * 10h) |
| 5Fh, 0Ah | 01011111_0_0001010 | Port J at address = 0320h (0280h + 0Ah * 10h) |
| 81h, 02h | 10000001_0_0000010 | Timer A0 at address = 0340h (0320h + 02h * 10h) |
| 82h, 04h | 10000010_0_0000100 | Timer A1 at address = 0380h (0340h + 04h * 10h) |
| - | | No appended entries |
| | | SYSRSTIV @0FFFEh (implied) |
| | | SYSSNIV @0FFFC (implied) |
| | | SYSUNIV @ 0FFFA (implied) |
| 81h | 1000_0001 | TA0 CCR0 @ 0FFF8 |
| 81h | 1000_0001 | TA0 CCR1, CCR1, TA0IFG@ 0FFF6 |
| 51h | 0101_0001 | Port 1 @ 0FFF4 |
| 82h | 1000_0010 | TA1CCR0 @ 0FFF2 |
| 51h | 0101_0001 | Port 2 @ 0FFF0 |
| 81h | 1000_0010 | TA1 CCR1, CCR1, TA1IFG@ 0FFEE |
| 00h | 0000_0000 | No more interrupt entries |

Note: The interrupt ordering has some implied rules:

- For timers, CCR0 interrupt has higher priority over all other CCRn interrupts.
- For communication ports, RX has higher priority over TX
- For port pairs, Port 1 has higher priority over Port 2, Port 3 has higher priority over Port 4, etc.



1.12 Special Function Registers (SFRs)

The SFRs are listed in Table 1-10. The base address for the SFRs is listed in Table 1-9.

Note:

All registers have word or byte register access. For a generic register *ANYREG*, the suffix "_L" (*ANYREG_L*) refers to the lower byte of the register (bits 0 through 7). The suffix "_H" (*ANYREG_H*) refers to the upper byte of the register (bits 8 through 15).

Table 1-9. SFR Base Address

| Module | Base Address | | |
|--------|--------------|--|--|
| SFR | 00100h | | |

Table 1-10. Special Function Registers

| | | - | _ | | |
|-------------------|------------------|---------------|--------------------|----------------|---------------|
| Register | Short Form | Register Type | Register Access | Address Offset | Initial State |
| | SFRIE1 | Read/write | Word | 00h | 0000h |
| Interrupt Enable | SFRIE1_L (IE1) | Read/write | Byte | 00h | 00h |
| | SFRIE1_H (IE2) | Read/write | Byte | 01h | 00h |
| | SFRIFG1 | Read/write | Word | 02h | 0082h |
| Interrupt Flag | SFRIFG1_L (IFG1) | Read/write | Byte | 02h | 82h |
| | SFRIFG1_H (IFG2) | Read/write | Byte | 03h | 00h |
| | SFRRPCR | Read/write | Word | 04h | 0000h |
| Reset Pin Control | SFRRPCR_L | Read/write | Byte | 04h | 00h |
| | SFRRPCR_H | Read/write | Byte | 05h | 00h |



| Interrupt Enab | le Register (S | FRIE1) | | | | | | | |
|----------------|----------------|---------------------|---|---|----------------------|------------------|-------------------|--|--|
| 15 7 | 14 6 | 13 5 | 12 4 | 11 3 | 10 2 | 9 1 | 8 0 | | |
| Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | | |
| rO | rO | r0 | r0 | r0 | r0 | rO | r0 | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| JMBOUTIE | JMBINIE | ACCVIE | NMIIE | VMAIE | Reserved | OFIE | WDTIE | | |
| rw-0 | rw-0 | rw-0 | rw-0 | rw-0 | r0 | rw-0 | rw-0 | | |
| Reserved | Bits 15-8 | Reserved. Read | s back 0. | | | | | | |
| JMBOUTIE | Bit 7 | JTAG mailbox o | utput interrupt ena | able flag | | | | | |
| | | 0 Interrupts | disabled | | | | | | |
| | | 1 Interrupts | enabled | | | | | | |
| JMBINIE | Bit 6 | JTAG mailbox in | put interrupt enab | ole flag | | | | | |
| | | 0 Interrupts | 0 Interrupts disabled | | | | | | |
| | | 1 Interrupts | enabled | | | | | | |
| ACCVIE | Bit 5 | Flash controller | Flash controller access violation interrupt enable flag | | | | | | |
| | | 0 Interrupts | · | | | | | | |
| | | 1 Interrupts | | | | | | | |
| NMIIE | Bit 4 | NMI pin interrup | t enable flag | | | | | | |
| | | 0 Interrupts | disabled | | | | | | |
| | | 1 Interrupts | enabled | | | | | | |
| VMAIE | Bit 3 | Vacant memory | Vacant memory access interrupt enable flag | | | | | | |
| | | 0 Interrupts | 0 Interrupts disabled | | | | | | |
| | | 1 Interrupts | 1 Interrupts enabled | | | | | | |
| Reserved | Bit 2 | Reserved. Read | Reserved. Reads back 0. | | | | | | |
| OFIE | Bit 1 | Oscillator fault in | Oscillator fault interrupt enable flag | | | | | | |
| | | 0 Interrupts | disabled | | | | | | |
| | | 1 Interrupts | enabled | | | | | | |
| WDTIE | Bit 0 | necessary to set | this bit for watch | This bit enables the dog mode. Becaus his bit using BIS.E | se other bits in ~IE | 1 may be used fo | or other modules, | | |
| | | 0 Interrupts of | disabled | | | | | | |

0 Interrupts disabled

1 Interrupts enabled



| Interrupt Flag F | | • | | | | | www.ti.con | |
|------------------|-----------|---|--|---|--|--|---|--|
| 15 7 | 14 6 | 13 5 | 12 4 | 11 3 | 10 2 | 9 1 | 8 0 | |
| Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | |
| r0 | r0 | r0 | r0 | r0 | r0 | r0 | r0 | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| JMBOUTIFG | JMBINIFG | Reserved | NMIIFG | VMAIFG | Reserved | OFIFG | WDTIFG | |
| rw-(1) | rw-(0) | rO | rw-0 | rw-0 | r0 | rw-(1) | rw-0 | |
| Reserved | Bits 15-8 | Reserved. Rea | ds back 0. | | | | | |
| JMBOUTIFG | Bit 7 | JTAG mailbox | output interrupt fla | ag | | | | |
| | | when JM cleared a also clea 1 Interrupt | BOO has been wri utomatically when red when the asso pending, JMBO re | n in 16-bit mode (J tten by the CPU. \ both JMBO0 and ociated vector in S gisters are ready | When in 32-bit mo JMBO1 have bee YSUNIV has beer for new messages | de (JMBMODE = en written by the C n read. s. In 16-bit mode (| 1), this bit is PU. This bit is JMBMODE = 0), | |
| | | | JMBO0 has been received by JTAG. In 32-bit mode (JMBMODE = 1) , JMBO0 and JMBO1 hav been received by JTAG. | | | | | |
| JMBINIFG | Bit 6 | JTAG mailbox input interrupt flag No interrupt pending. When in 16-bit mode (JMBMODE = 0), this bit is cleared automatically when JMBI0 is read by the CPU. When in 32-bit mode (JMBMODE = 1), this bit is cleared automatically when both JMBI0 and JMBI1 have been read by the CPU. This bit is also clear when the associated vector in SYSUNIV has been read | | | | | | |
| | | | | | | | is cleared [*] | |
| | | when JM | | ge is waiting in the en by JTAG. In 32 i. | | | | |
| Reserved | Bit 5 | Reserved. Rea | Reserved. Reads back 0. | | | | | |
| NMIIFG | Bit 4 | NMI pin interrupt flag | | | | | | |
| | | 0 No interru | 0 No interrupt pending | | | | | |
| | | 1 Interrupt | pending | | | | | |
| VMAIFG | Bit 3 | Vacant memor | y access interrupt | flag | | | | |
| | | 0 No interru | upt pending | | | | | |
| | | 1 Interrupt | pending | | | | | |
| Reserved | Bit 2 | Reserved. Reads back 0. | | | | | | |
| OFIFG | Bit 1 | Oscillator fault | Oscillator fault interrupt flag | | | | | |
| | | 0 No interru | upt pending | | | | | |
| | | 1 Interrupt | pending | | | | | |
| WDTIFG | Bit 0 | interval mode, Because other | WDTIFĠ is reset a bits in ~IFG1 may | watchdog mode, \automatically by so be used for other s, rather than MOV | ervicing the interrum modules, it is rec | upt, or can be rese commended to cle | et by software. | |
| | | 0 No interru | upt pending | | | | | |
| | | 1 Interrupt | nondina | | | | | |

Interrupt pending





| Reset Pin Cont | rol Register (S | SFRRPCR) | | | | | | |
|----------------|-----------------|---|--|-------------------------|--------------|-----------|----------|--|
| 15 7 | 14 6 | 13 5 | 12 4 | 11 3 | 10 2 | 9 1 | 8 0 | |
| Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | |
| r0 | rO | r0 | rO | rO | rO | r0 | rO | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| Reserved | Reserved | Reserved | Reserved | SYSRSTRE ⁽¹⁾ | SYSRSTUP (1) | SYSNMIIES | SYSNMI | |
| rO | r0 | rO | r0 | rw-1 | rw-1 | rw-0 | rw-0 | |
| Reserved | Bits 15-5 | Reserved. Read | Reserved. Reads back 0. | | | | | |
| SYSRSTRE(1) | Bit 3 | Reset pin resist | or enable | | | | | |
| | | 0 Pullup/p | 0 Pullup/pulldown resistor at the RST/NMI pin is disabled. | | | | | |
| | | 1 Pullup/p | 1 Pullup/pulldown resistor at the RST/NMI pin is enabled. | | | | | |
| SYSRSTUP(1) | Bit 2 | Reset resistor p | Reset resistor pin pullup/pulldown | | | | | |
| | | 0 Pulldown is selected. | | | | | | |
| | | 1 Pullup is selected. | | | | | | |
| SYSNMIIES | Bit 1 | NMI edge select. This bit selects the interrupt edge for the NMI when SYSNMI = 1. Modifying this bit can trigger an NMI. Modify this bit when SYSNMI = 0 to avoid triggering an accidental NMI. | | | | | | |
| | | 0 NMI on r | ising edge | | | | | |
| | | 1 NMI on f | alling edge | | | | | |
| SYSNMI | Bit 0 | NMI select. This bit selects the function for the RST/NMI pin. | | | | | | |
| | | 0 Reset fu | nction | | | | | |
| | | 1 NMI fund | ction | | | | | |

All devices except the MSP430F5438 (non-A) default to pullup enabled on the reset pin. All devices except the MSP430F5438 (non-A) default to pullup enabled on the reset pin.



1.13 SYS Configuration Registers

The SYS configuration registers are listed in Table 1-14 and the base address is listed in Table 1-14. A detailed description of each register and its bits is also provided. Each register starts at a word boundary. Both, word or byte data can be written to the SYS configuration registers.

Note

All registers have word or byte register access. For a generic register *ANYREG*, the suffix "_L" (*ANYREG_L*) refers to the lower byte of the register (bits 0 through 7). The suffix "_H" (*ANYREG_H*) refers to the upper byte of the register (bits 8 through 15).

Table 1-14. SYS Base Address

| Module | Base address |
|--------|--------------|
| SYS | 00180h |

Table 1-15. SYS Configuration Registers

| Register | Short Form | Register Type | Register Access | Address Offset | Initial State |
|--------------------------------|------------|---------------|--------------------|----------------|---------------|
| System Control | SYSCTL | Read/write | Word | 00h | 0000h |
| | SYSCTL_L | Read/write | Byte | 00h | 00h |
| | SYSCTL_H | Read/write | Byte | 01h | 00h |
| Bootstrap Loader Configuration | SYSBSLC | Read/write | Word | 02h | 0003h |
| | SYSBSLC_L | Read/write | Byte | 02h | 03h |
| | SYSBSLC_H | Read/write | Byte | 03h | 00h |
| JTAG Mailbox Control | SYSJMBC | Read/write | Word | 06h | 0000h |
| | SYSJMBC_L | Read/write | Byte | 06h | 00h |
| | SYSJMBC_H | Read/write | Byte | 07h | 00h |
| JTAG Mailbox Input 0 | SYSJMBI0 | Read/write | Word | 08h | 0000h |
| | SYSJMBI0_L | Read/write | Byte | 08h | 00h |
| | SYSJMBI0_H | Read/write | Byte | 09h | 00h |
| JTAG Mailbox Input 1 | SYSJMBI1 | Read/write | Word | 0Ah | 0000h |
| | SYSJMBI1_L | Read/write | Byte | 0Ah | 00h |
| | SYSJMBI1_H | Read/write | Byte | 0Bh | 00h |
| JTAG Mailbox Output 0 | SYSJMBO0 | Read/write | Word | 0Ch | 0000h |
| | SYSJMBO0_L | Read/write | Byte | 0Ch | 00h |
| | SYSJMBO0_H | Read/write | Byte | 0Dh | 00h |
| JTAG Mailbox Output 1 | SYSJMBO1 | Read/write | Word | 0Eh | 0000h |
| | SYSJMBO1_L | Read/write | Byte | 0Eh | 00h |
| | SYSJMBO1_H | Read/write | Byte | 0Fh | 00h |
| Bus Error Vector Generator | SYSBERRIV | Read | Word | 18h | 0000h |
| User NMI Vector Generator | SYSUNIV | Read | Word | 1Ah | 0000h |
| System NMI Vector Generator | SYSSNIV | Read | Word | 1Ch | 0000h |
| Reset Vector Generator | SYSRSTIV | Read | Word | 1Eh | 0002h |



| SYS Control R | egister (SYSC) | ΓL) | | | | | |
|---------------|----------------|------------------------------|---|--------------------|---|------------------|-----------------|
| 15 7 | 14 6 | 13 5 | 12 4 | 11 3 | 10 2 | 9 1 | 8 0 |
| Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved |
| rO | r0 | r0 | r0 | r0 | r0 | r0 | r0 |
| | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Reserved | Reserved | SYSJTAGPIN | SYSBSLIND | Reserved | SYSPMMPE | Reserved | SYSRIVECT |
| r0 | r0 | rw-[0] | r-0 | r0 | rw-[0] | r0 | rw-[0] |
| _ | | | | | | | |
| Reserved | Bits 15-8 | Reserved. Re | ads back 0. | | | | |
| SYSJTAGPIN | Bit 5 | | enables the JTAG | | ables the shared fu can only be set on | | |
| | | 0 Shared | JTAG pins (JTAG | mode selectable | via SBW sequenc | e) | |
| | | Dedicate | ed JTAG pins (exp | olicit 4-wire JTAG | mode selection) | | |
| SYSBSLIND | Bit 4 | | ry BSL indication of BSL entry in Spy- | | writing a backward | l-compatible BSL | to early '430 |
| | | 0 No BSL | indication | | | | |
| | | 1 BSL ent | ry detected | | | | |
| Reserved | Bit 3 | Reserved. Re | ads back 0. | | | | |
| SYSPMMPE | Bit 2 | | protect. The controls set to 1, it only c | | PMM module can bain by a BOR.) | e accessed by a | program running |
| | | 0 Anyv | here in memory | | | | |
| | | 1 Only | from boot-code ar | rea (01B00h-01B | FFh) and the prote | cted BSL segme | nts |
| Reserved | Bit 1 | Reserved. Re | ads back 0. | | | | |
| SYSRIVECT | Bit 0 | RAM-based in | nterrupt vectors | | | | |
| | | 0 Interrup | t vectors generate | d with end addres | ss TOP of lower 64 | k flash FFFFh | |
| | | | | | | | |



| o i o ooiiiigaia | don registers | | | | | | W W W.ti.CC |
|------------------|----------------|----------------|-----------------------|---------------------|----------------------|--------------------|-------------|
| Bootstrap Loa | der Configurat | tion Register | (SYSBSLC) | | | | |
| 15 7 | 14 6 | 13 5 | 12 4 | 11 3 | 10 2 | 9 1 | 8 0 |
| SYSBSLPE | SYSBSLOFF | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved |
| rw-[1] | rw-[0] | r0 | rO | r0 | rO | r0 | r0 |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Reserved | Reserved | Reserved | Reserved | Reserved | SYSBSLR | SYSB | SLSIZE |
| rO | r0 | r0 | rO | r0 | rw-[0] | rw-[1] | rw-[1] |
| SYSBSLPE | Bits 15-7 | Bootstrap load | der memory protection | on enable for the s | size covered in SY | 'SBSLSIZE | |
| | | 0 Area n | ot protected read, pr | ogram and erase | of memory is poss | sible. | |
| | | 1 Area p | rotected | | | | |
| SYSBSLOFF | Bits 14-6 | Bootstrap load | der memory disable | for the size covere | ed in SYSBSLSIZE | ≣ | |
| | | 0 BSL m | emory is addressed | when this area is | read. | | |
| | | 1 BSL m | emory behaves like | vacant memory. | | | |
| Reserved | Bits 13-3 | Reserved. Re | ads back 0. | | | | |
| SYSBSLR | Bit 2 | RAM assigned | d to BSL | | | | |
| | | 0 No RA | M assigned to BSL a | area | | | |
| | | 1 Lowest | t 16 bytes of RAM as | ssigned to BSL | | | |
| SYSBSLSIZE | Bits 1-0 | Bootstrap loa | ader size. Defines th | ne space and size | of flash that is res | served for the BSL | |
| | | 00 Size: 5 | 12B BSL_SEG_3 | | | | |
| | | 01 Size: 1 | 024B BSL_SEG_2,3 | 3 | | | |
| | | 10 Size: 1 | 536B BSL_SEG_1,2 | 2,3 | | | |
| | | 11 Size: 2 | 048B BSL_SEG_0, | 1,2,3 (value after | BOR) | | |
| | | | | | | | |



| WWW.ti.COIII | | | | | | o ro cornige | iration register |
|--------------|------------------|----------------|---------------------|--|--|--------------------|-------------------|
| JTAG Mailbox | Control Register | (SYSJMBC) | | | | | |
| 15 7 | 14 6 | 13 5 | 12 4 | 11 3 | 10 2 | 9 1 | 8 0 |
| Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved |
| rO | rO | r0 | r0 | r0 | r0 | rO | rO |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| JMBCLR10FF | JMBCLR00FF | Reserved | JMBM0DE | JMBOUT1FG | JMBOUT0FG | JMBIN1FG | JMBIN0FG |
| rw-(0) | rw-(0) | r0 | rw-0 | r-(1) | r-(1) | rw-(0) | rw-(0) |
| Reserved | Bits 15-8 | Reserved. Re | ads back 0. | | | | |
| JMBCLR10FF | Bit 7 | Incoming JTA | G Mailbox 1 flag | auto-clear disable | | | |
| | | 0 JMBIN | 11FG cleared on r | ead of JMB1IN reg | gister | | |
| | | 1 JMBIN | 11FG cleared by S | SW | | | |
| JMBCLR0OFF | Bit 6 | Incoming JTA | G Mailbox 0 flag | auto-clear disable | | | |
| | | 0 JMBIN | 0FG cleared on r | ead of JMB0IN reg | gister | | |
| | | 1 JMBIN | 0FG cleared by S | SW | | | |
| Reserved | Bit 5 | Reserved. Re | ads back 0. | | | | |
| JMBMODE | Bit 4 | | | node of JMB for JN nt to avoid data dro | MBI0/1 and JMBO | 0/1. Before switch | ing this bit, pad |
| | | 0 16-bit | transfers using JN | MBO0 and JMBI0 | only | | |
| | | 1 32-bit | transfers using JN | /IBO0/1 and JMBI | 0/1 | | |
| JMBOUT1FG | Bit 3 | | JMBO1 or as wor | | l automatically who CPU, DMA,) and | | |
| | | 0 JMBO | 1 is not ready to r | eceive new data. | | | |
| | | 1 JMBO | 1 is ready to recei | ive new data. | | | |
| JMBOUT0FG | Bit 2 | | JMBO0 or as wor | | l automatically who CPU, DMA,) and | | |
| | | 0 JMBO | 0 is not ready to r | eceive new data. | | | |
| | | 1 JMBO | 0 is ready to recei | ive new data. | | | |
| JMBIN1FG | Bit 1 | in JMBI1. This | s flag is cleared a | utomatically on rea | en a new message ad of JMBI1 when s to be cleared by | JMBCLR10FF = | |
| | | 0 JMBI1 | has no new data | | | | |
| | | 1 JMBI1 | has new data ava | ailable. | | | |
| JMBIN0FG | Bit 0 | in JMBIO. This | s flag is cleared a | utomatically on rea | en a new message ad of JMBI0 when s to be cleared by | JMBCLR0OFF = | |
| | | 0 JMBI1 | has no new data | | | | |
| | | | | | | | |

JMBI1 has new data available.

Submit Documentation Feedback



| TAG Mailbo | | | | | | | |
|---|---|---|--|--|--|-------------------------------|--------------------------|
| TAG Mailbo | ox Input 0 Res ox Input 1 Res | gister (SYSJMBI0 gister (SYSJMBI1 |)) | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | | | GHI | | | |
| r-0 | r-0 | r-0 | r-0 | r-0 | r-0 | r-0 | r-0 |
| | | | | I | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | | MS | GL0 | | | |
| r-0 | r-0 | r-0 | r-0 | r-0 | r-0 | r-0 | r-0 |
| MSGHI | Bits 15-8 | ITAG mailbox inco | ming message high | hyte | | | |
| MSGLO | Bits 7-0 | | ming message low | - | | | |
| WOOLO | Dits 7-0 | TAG Malibox McC | ming message low | Бую | | | |
| ITAC Mailba | v Output 0 B | Register (SYSJMB | 00) | | | | |
| | | Register (SYSJMB | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | | MS | GHI | | | |
| rw-0 | rw-0 | rw-0 | rw-0 | rw-0 | rw-0 | rw-0 | rw-0 |
| | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | | MS | GL0 | | | |
| rw-0 | rw-0 | rw-0 | rw-0 | rw-0 | rw-0 | mu 0 | O |
| 100 | 0 | 1 W - O | 100-0 | 1 W-O | 1 W-O | rw-0 | rw-0 |
| | | | | | 1W-0 | IW-U | rw-u |
| MSGHI | Bits 15-8 | JTAG mailbox out | tgoing message hig | h byte | 1W-0 | IW-O | rw-u |
| | | JTAG mailbox out | | h byte | 1W-0 | IW-U | rw-o |
| MSGHI MSGLO | Bits 15-8 Bits 7-0 | JTAG mailbox out | tgoing message hig | h byte | 1w-0 | IW-U | rw-u |
| MSGHI MSGLO | Bits 15-8 | JTAG mailbox out | tgoing message hig | h byte | 1w-0 | rw-u | rw-u |
| MSGHI MSGLO Jser NMI Ve | Bits 15-8 Bits 7-0 ctor Register | JTAG mailbox out JTAG mailbox out (SYSUNIV) | tgoing message hig tgoing message low 12 | n byte byte | 10 | 9 | 8 |
| MSGHI MSGLO Jser NMI Ve | Bits 15-8 Bits 7-0 ctor Register | JTAG mailbox out JTAG mailbox out (SYSUNIV) 13 5 | tgoing message high tgoing message low 12 4 | n byte byte 11 3 | 10 2 | 9 1 | 8 0 |
| MSGHI MSGLO Jser NMI Ve 15 7 0 | Bits 15-8 Bits 7-0 ctor Register 14 6 0 | JTAG mailbox out JTAG mailbox out (SYSUNIV) 13 5 0 | tgoing message high tgoing message low 12 4 0 | h byte byte 11 3 0 | 10 2 0 | 9 1 0 | 8 0 0 |
| MSGHI MSGLO Jser NMI Ve 15 7 | Bits 15-8 Bits 7-0 ctor Register | JTAG mailbox out JTAG mailbox out (SYSUNIV) 13 5 | tgoing message high tgoing message low 12 4 | n byte byte 11 3 | 10 2 | 9 1 | 8 0 |
| MSGHI MSGLO Jser NMI Ve 15 7 0 | Bits 15-8 Bits 7-0 ctor Register 14 6 0 | JTAG mailbox out JTAG mailbox out (SYSUNIV) 13 5 0 | tgoing message high tgoing message low 12 4 0 | h byte byte 11 3 0 | 10 2 0 | 9 1 0 | 8 0 0 |
| MSGHI MSGLO Jser NMI Ve 15 7 0 | Bits 15-8 Bits 7-0 ctor Register 14 6 0 | JTAG mailbox out JTAG mailbox out (SYSUNIV) 13 5 0 | tgoing message high tgoing message low 12 4 0 | h byte byte 11 3 0 | 10 2 0 | 9 1 0 | 8 0 0 |
| MSGHI MSGLO Jser NMI Ve 15 7 0 r0 | Bits 15-8 Bits 7-0 ctor Register 14 6 0 r0 | JTAG mailbox out JTAG mailbox out (SYSUNIV) 13 5 0 r0 | tgoing message high tgoing message low 12 4 0 r0 | n byte byte 11 3 0 r0 | 10 2 0 r0 | 9 1 0 r0 | 8 0 0 r0 |
| MSGHI MSGLO Jser NMI Ve 15 7 0 r0 | Bits 15-8 Bits 7-0 ctor Register 14 6 0 r0 | JTAG mailbox out JTAG mailbox out (SYSUNIV) 13 5 0 r0 | tgoing message high tgoing message low 12 4 0 r0 | n byte byte 11 3 0 r0 | 10 2 0 r0 | 9 1 0 r0 | 8 0 0 r0 |
| MSGHI MSGLO Jser NMI Ve 15 7 0 r0 7 | Bits 15-8 Bits 7-0 ctor Register 14 6 0 r0 6 | JTAG mailbox out JTAG mailbox out (SYSUNIV) 13 5 0 r0 5 0 r0 User NMI v | tgoing message high tgoing message low 12 4 0 r0 | n byte byte 11 3 0 r0 3 SYSU r-0 value that can be | 10 2 0 r0 2 INVEC r-0 used as address of | 9 1 0 r0 1 r-0 | 8 0 ro o ro |
| MSGHI MSGLO Jser NMI Ve 15 7 0 r0 7 0 r0 | Bits 15-8 Bits 7-0 ctor Register 14 6 0 r0 6 0 r0 | JTAG mailbox out JTAG mailbox out (SYSUNIV) 13 5 0 r0 5 0 r0 User NMI v | tgoing message high tgoing message low tgoing message low to the true to the true true true true true true true tru | n byte byte 11 3 0 r0 3 SYSU r-0 value that can be | 10 2 0 r0 2 INVEC r-0 used as address of | 9 1 0 r0 1 r-0 | 8 0 ro o ro |
| MSGHI MSGLO Jser NMI Ve 15 7 0 r0 7 0 r0 | Bits 15-8 Bits 7-0 ctor Register 14 6 0 r0 6 0 r0 | JTAG mailbox out JTAG mailbox out (SYSUNIV) 13 5 0 r0 5 0 r0 User NMI v routine han | tgoing message high tgoing message low tgoing t | n byte byte 11 3 0 r0 3 SYSU r-0 value that can be register clears all | 10 2 0 r0 2 INVEC r-0 used as address of | 9 1 0 r0 1 r-0 | 8 0 ro o ro |
| MSGHI MSGLO Jser NMI Ve 15 7 0 r0 7 0 r0 | Bits 15-8 Bits 7-0 ctor Register 14 6 0 r0 6 0 r0 | JTAG mailbox out JTAG mailbox out (SYSUNIV) 13 5 0 r0 5 0 User NMI v routine han Value 0000h | tgoing message high tgoing message low state of the table of table o | n byte byte 11 3 0 r0 3 SYSU r-0 value that can be register clears all | 10 2 0 r0 2 INVEC r-0 used as address of pending user NM | 9 1 0 r0 1 r-0 | 8 0 ro o ro |
| MSGHI MSGLO Jser NMI Ve 15 7 0 r0 7 0 r0 | Bits 15-8 Bits 7-0 ctor Register 14 6 0 r0 6 0 r0 | JTAG mailbox out JTAG mailbox out (SYSUNIV) 13 5 0 r0 5 0 r0 User NMI v routine han | tgoing message high tgoing message low state of the table of the table of the table of the table of ta | n byte byte 11 3 0 r0 3 SYSU r-0 value that can be register clears all | 10 2 0 r0 2 INVEC r-0 used as address of pending user NM | 9 1 0 r0 1 r-0 | 8 0 ro o ro |
| MSGHI MSGLO Jser NMI Ve 15 7 0 r0 7 0 r0 | Bits 15-8 Bits 7-0 ctor Register 14 6 0 r0 6 0 r0 | JTAG mailbox out JTAG mailbox out (SYSUNIV) 13 5 0 r0 5 0 r0 User NMI v routine han Value 0000h 0002h | tgoing message high tgoing message low state of the table of table o | n byte byte 11 3 0 r0 r0 3 SYSU r-0 value that can be register clears all | 10 2 0 r0 2 INVEC r-0 used as address of pending user NM | 9 1 0 r0 1 r-0 | 8 0 ro o ro |

Note: Additional events for more complex devices will be appended to this table; sources that are removed will reduce the length of this table. The vectors are expected to be accessed symbolic only with the corresponding include file of the device in use.



| System NMI Ve | ector Register (| (SYSSNIV) | | | | | |
|---------------|------------------|-----------|---------|---------|---------|--------|--------|
| 15 7 | 14 6 | 13 5 | 12 4 | 11 3 | 10 2 | 9 1 | 8 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| r0 | r0 | rO | rO | rO | r0 | r0 | rO |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0 | 0 | 0 | | SYSS | NVEC | | 0 |
| r0 | r0 | r0 | r-0 | r-0 | r-0 | r-0 | r0 |

SYSSNIV Bits 15-0 System NMI vector. Generates a value that can be used as address offset for fast interrupt service routine handling. Writing to this register clears all pending system NMI flags.

| Value | Interrupt Type |
|-------|--|
| 0000h | No interrupt pending |
| 0002h | SVMLIFG interrupt pending (highest priority) |
| 0004h | SVMHIFG interrupt pending |
| 0006h | SVSMLDLYIFG interrupt pending |
| 0008h | SVSMHDLYIFG interrupt pending |
| 000Ah | VMAIFG interrupt pending |
| 000Ch | JMBINIFG interrupt pending |
| 000Eh | JMBOUTIFG interrupt pending |
| 0010h | SVMLVLRIFG interrupt pending |
| 0012h | SVMHVLRIFG interrupt pending |
| 0014h | Reserved for future extensions |
| | |

Note: Additional events for more complex devices will be appended to this table; sources that are removed will reduce the length of this table. The vectors are expected to be accessed symbolic only with the corresponding include file of the used device.



| Reset Interrup | t Vector Regist | ter (SYSRSTIV) | | | | | |
|----------------|-----------------|----------------|---------|-----------|---------|--------|--------|
| 15 7 | 14 6 | 13 5 | 12 4 | 11 3 | 10 2 | 9 1 | 8 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| rO | rO | rO | r0 | rO | rO | rO | r0 |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0 | 0 | | | SYSRSTVEC | | | 0 |
| rO | r0 | r-0 | r-0 | r-0 | r-0 | r-0 | r0 |

SYSRSTIV

Reset interrupt vector. Generates a value that can be used as address offset for fast interrupt Bits 15-0 service routine handling to identify the last cause of a reset (BOR, POR, PUC) . Writing to this register clears all pending reset source flags.

| Value | Interrupt Type |
|-----------------|--|
| 0000h | No interrupt pending |
| 0002h | Brownout (BOR) (highest priority) |
| 0004h | RST/NMI (BOR) |
| 0006h | PMMSWBOR (BOR) |
| 0008h | Wakeup from LPM5 (BOR) |
| 000Ah | Security violation (BOR) |
| 000Ch | SVSL (POR) |
| 000Eh | SVSH (POR) |
| 0010h | SVML_OVP (POR) |
| 0012h | SVMH_OVP (POR) |
| 0014h | PMMSWPOR (POR) |
| 0016h | WDT time out (PUC) |
| 0018h | WDT key violation (PUC) |
| 001Ah | KEYV flash key violation (PUC) |
| 001Ch | PLL unlock (PUC) |
| 001Eh | PERF peripheral/configuration area fetch (PUC) |
| 0020h | PMM key violation (PUC) |
| 0022h- 003Eh | Reserved for future extensions |
| | |

Note: Additional events for more complex devices will be appended to this table; sources that are removed will reduce the length of this table. The vectors are expected to be accessed symbolic only with the corresponding include file of the used device.





| tem Bus Er | ror Interrupt Vo | ector Register (| (SYSBERRIV) | | | | |
|------------|------------------|------------------|-------------|-------|------|-----|----|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| r0 | rO | r0 | rO | r0 | r0 | r0 | r0 |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0 | 0 | 0 | | SYSBE | RRIV | | 0 |
| r0 | r0 | r0 | r-0 | r-0 | r-0 | r-0 | r0 |

SYSBERRIV Bits 15-0

System bus error interrupt vector. Generates a value that can be used as an address offset for fast interrupt service routine handling. Writing to this register clears all pending flags.

| Value | Interrupt Type |
|-------|--|
| 0000h | No interrupt pending |
| 0002h | USB module timed out. Wait state time out of 8 clock cycles. 16 clock cycles only on the 'F552x, 'F551x devices. |
| 0004h | Reserved for future extensions |
| 0006h | Reserved for future extensions |
| 0008h | Reserved for future extensions |

Note: Additional events for more complex devices will be appended to this table; sources that are removed will reduce the length of this table. The vectors are expected to be accessed symbolic only with the corresponding include file of the used device.



Watchdog Timer (WDT_A)

The watchdog timer is a 32-bit timer that can be used as a watchdog or as an interval timer. This chapter describes the watchdog timer. The enhanced watchdog timer, WDT_A, is implemented in all devices.

| Topi | ic | | Page |
|------|----|--------------------|-----------|
| | | WD | |
| 2 | .1 | WDT_A Introduction | 54 |
| 2 | .2 | WDT_A Operation | 56 |
| 2 | .3 | WDT_A Registers | 58 |



WDT_A Introduction www.ti.com

2.1 WDT_A Introduction

The primary function of the watchdog timer (WDT_A) module is to perform a controlled system restart after a software problem occurs. If the selected time interval expires, a system reset is generated. If the watchdog function is not needed in an application, the module can be configured as an interval timer and can generate interrupts at selected time intervals.

Features of the watchdog timer module include:

- Eight software-selectable time intervals
- Watchdog mode
- Interval mode
- Password-protected access to Watchdog Timer Control (WDTCTL) register
- Selectable clock source
- · Can be stopped to conserve power
- · Clock fail-safe feature

The watchdog timer block diagram is shown in Figure 2-1.

Note: Watchdog timer powers up active.

After a PUC, the WDT_A module is automatically configured in the watchdog mode with an initial ~32-ms reset interval using the SMCLK. The user must setup or halt the WDT_A prior to the expiration of the initial reset interval.

www.ti.com WDT_A Introduction




Figure 2-1. Watchdog Timer Block Diagram



WDT_A Operation www.ti.com

2.2 WDT A Operation

The watchdog timer module can be configured as either a watchdog or interval timer with the WDTCTL register. WDTCTL is a 16-bit password-protected read/write register. Any read or write access must use word instructions and write accesses must include the write password 05Ah in the upper byte. Any write to WDTCTL with any value other than 05Ah in the upper byte is a security key violation and triggers a PUC system reset, regardless of timer mode. Any read of WDTCTL reads 069h in the upper byte. Byte reads on WDTCTL high or low part result in the value of the low byte. Writing byte wide to upper or lower parts of WDTCTL results in a PUC.

2.2.1 Watchdog Timer Counter (WDTCNT)

The WDTCNT is a 32-bit up counter that is not directly accessible by software. The WDTCNT is controlled and its time intervals are selected through the Watchdog Timer Control (WDTCTL) register. The WDTCNT can be sourced from SMCLK, ACLK, VLOCLK, and X_CLK on some devices. The clock source is selected with the WDTSSEL bits. The timer interval is selected with the WDTIS bits.

2.2.2 Watchdog Mode

After a PUC condition, the WDT module is configured in the watchdog mode with an initial ~32-ms reset interval using the SMCLK. The user must setup, halt, or clear the watchdog timer prior to the expiration of the initial reset interval or another PUC is generated. When the watchdog timer is configured to operate in watchdog mode, either writing to WDTCTL with an incorrect password, or expiration of the selected time interval triggers a PUC. A PUC resets the watchdog timer to its default condition.

2.2.3 Interval Timer Mode

Setting the WDTTMSEL bit to 1 selects the interval timer mode. This mode can be used to provide periodic interrupts. In interval timer mode, the WDTIFG flag is set at the expiration of the selected time interval. A PUC is not generated in interval timer mode at expiration of the selected timer interval, and the WDTIFG enable bit WDTIE remains unchanged

When the WDTIE bit and the GIE bit are set, the WDTIFG flag requests an interrupt. The WDTIFG interrupt flag is automatically reset when its interrupt request is serviced, or may be reset by software. The interrupt vector address in interval timer mode is different from that in watchdog mode.

Note: Modifying the watchdog timer

The watchdog timer interval should be changed together with WDTCNTCL = 1 in a single instruction to avoid an unexpected immediate PUC or interrupt. The watchdog timer should be halted before changing the clock source to avoid a possible incorrect interval.

2.2.4 Watchdog Timer Interrupts

The watchdog timer uses two bits in the SFRs for interrupt control:

- WDT interrupt flag, WDTIFG, located in SFRIFG1.0
- WDT interrupt enable, WDTIE, located in SFRIE1.0

When using the watchdog timer in the watchdog mode, the WDTIFG flag sources a reset vector interrupt. The WDTIFG can be used by the reset interrupt service routine to determine if the watchdog caused the device to reset. If the flag is set, the watchdog timer initiated the reset condition, either by timing out or by a security key violation. If WDTIFG is cleared, the reset was caused by a different source.

When using the watchdog timer in interval timer mode, the WDTIFG flag is set after the selected time interval and requests a watchdog timer interval timer interrupt if the WDTIE and the GIE bits are set. The interval timer interrupt vector is different from the reset vector used in watchdog mode. In interval timer mode, the WDTIFG flag is reset automatically when the interrupt is serviced, or can be reset with software.



www.ti.com WDT_A Operation

2.2.5 Clock Fail-Safe Feature

The WDT_A provides a fail-safe clocking feature, ensuring the clock to the WDT_A cannot be disabled while in watchdog mode. This means the low-power modes may be affected by the choice for the WDT_A clock.

If SMCLK or ACLK fails as the WDT_A clock source, VLOCLK is automatically selected as the WDT_A clock source.

When the WDT_A module is used in interval timer mode, there is no fail-safe feature within WDT_A for the clock source.

2.2.6 Operation in Low-Power Modes

The devices have several low-power modes. Different clock signals are available in different low-power modes. The requirements of the application and the type of clocking that is used determine how the WDT_A should be configured. For example, the WDT_A should not be configured in watchdog mode with a clock source that is originally sourced from DCO, XT1 in high-frequency mode, or XT2 via SMCLK or ACLK if the user wants to use low-power mode 3. In this case, SMCLK or ACLK would remain enabled, increasing the current consumption of LPM3. When the watchdog timer is not required, the WDTHOLD bit can be used to hold the WDTCNT, reducing power consumption.

2.2.7 Software Examples

Any write operation to WDTCTL must be a word operation with 05Ah (WDTPW) in the upper byte:

```
; Periodically clear an active watchdog
MOV #WDTPW+WDTCNTCL,&WDTCTL
;
; Change watchdog timer interval
MOV #WDTPW+WDTCNTCL+SSEL,&WDTCTL
;
; Stop the watchdog
MOV #WDTPW+WDTHOLD,&WDTCTL
;
; Change WDT to interval timer mode, clock/8192 interval
MOV #WDTPW+WDTCNTCL+WDTTMSEL+WDTIS2+WDTIS0,&WDTCTL
```



WDT_A Registers www.ti.com

2.3 WDT_A Registers

The watchdog timer module registers are listed in Table 2-1. The base register or the watchdog timer module registers and special function registers (SFRs) can be found in device-specific data sheets. The address offset is given in Table 2-1.

Note

All registers have word or byte register access. For a generic register *ANYREG*, the suffix "_L" (*ANYREG_L*) refers to the lower byte of the register (bits 0 through 7). The suffix "_H" (*ANYREG_H*) refers to the upper byte of the register (bits 8 through 15).

Table 2-1. Watchdog Timer Registers

| Register | Short Form | Register Type | Register Access | Address Offset | Initial State |
|------------------------|------------|---------------|--------------------|----------------|---------------|
| Watchdog Timer Control | WDTCTL | Read/write | Word | 0Ch | 6904h |
| | WDTCTL_L | Read/write | Byte | 0Ch | 04h |
| | WDTCTL_H | Read/write | Byte | 0Dh | 69h |



www.ti.com WDT_A Registers

| Watchdog Time | er Control Reg | ister (WDTCTL |) | | | | | |
|--|----------------|---------------|----|----|----|---|---|--|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| Read as 069h WDTPW, must be written as 05Ah | | | | | | | | |

| 7 | 6 | | 5 | 4 | 3 | 2 | 1 | 0 |
|----------|---|---|----------------|--------------------|---------------------|--------------------|--------------------|---------|
| WDTHOLD | , | WDTSSEL WDTCNTCL WDT | | WDTIS | | | | |
| rw-0 | rw-0 | | rw-0 | rw-0 | r0(w) | rw-1 | rw-0 | rw-0 |
| WDTPW | Bits 15-8 | Watch | dog timer pass | sword. Always rea | d as 069h. Must b | e written as 05Ah | , or a PUC is gene | erated. |
| WDTHOLD | Bit 7 | Watchdog timer hold. This bit stops the watchdog timer. Setting WDTHOLD = 1 when the WDT is not in use conserves power. | | | | | | |
| | | 0 | Watchdog ti | mer is not stopped | l. | | | |
| | | 1 | Watchdog ti | mer is stopped. | | | | |
| WDTSSEL | Bits 6-5 | Watch | dog timer cloc | k source select | | | | |
| | | 00 | SMCLK | | | | | |
| | | 01 | ACLK | | | | | |
| | | 10 | VLOCLK | | | | | |
| | | 11 | X_CLK , sar | ne as VLOCLK if ı | not defined differe | ntly in data sheet | | |
| WDTTMSEL | Bit 4 | Watch | dog timer mod | le select | | | | |
| | | 0 | Watchdog m | node | | | | |
| | | 1 | Interval time | r mode | | | | |
| WDTCNTL | Bit 3 | Watchdog timer counter clear. Setting WDTCNTCL = 1 clears the count value to 0000h. WDTCNTc automatically reset. | | | | | TCNTCL is | |
| | | 0 | No action | | | | | |
| | | 1 | WDTCNT = | 0000h | | | | |
| WDTIS | Bits 2-0 Watchdog timer interval select. These bits select the watchdog timer integenerate a PUC. | | | | al to set the WDT | IFG flag and/or | | |
| | | 000 | Watchdog c | lock source /2G (1 | 8:12:16 at 32 kHz |) | | |
| | | 001 | Watchdog c | lock source /128M | (01:08:16 at 32 k | Hz | | |
| | | 010 | Watchdog c | lock source /8192l | k (00:04:16 at 32 k | :Hz) | | |
| | | 011 | Watchdog c | lock source /512k | (00:00:16 at 32 kH | łz) | | |
| | | 100 | Watchdog c | lock source /32k (| 1 s at 32 kHz) | | | |
| | | 101 | Watchdog c | lock source /8192 | (250 ms at 32 kHz | <u>z</u>) | | |
| | | 110 | Watchdog c | lock source /512 (| 15,6 ms at 32 kHz |) | | |
| | | 111 | Watchdog c | lock source /64 (1 | .95 ms at 32 kHz) | | | |



Unified Clock System (UCS)

The Unified Clock System (UCS) module provides the various clocks for a device. This chapter describes the operation of the UCS module, which is implemented in all devices.

| Topic | | Page |
|-------|---|-----------|
| | | |
| 3.1 | Unified Clock System (UCS) Introduction | 62 |
| 3.2 | UCS Operation | 64 |
| 3.3 | Module Oscillator (MODOSC) | 74 |
| 3.4 | UCS Module Registers | 75 |
| | | |



3.1 Unified Clock System (UCS) Introduction

The UCS module supports low system cost and ultralow power consumption. Using three internal clock signals, the user can select the best balance of performance and low power consumption. The UCS module can be configured to operate without any external components, with one or two external crystals, or with resonators, under full software control.

The UCS module includes up to five clock sources:

- XT1CLK: Low-frequency/high-frequency oscillator that can be used either with low-frequency 32768 Hz watch crystals, standard crystals, resonators, or external clock sources in the 4 MHz to 32 MHz range.
 XT1CLK can be used as a clock reference into the FLL. Some devices only support the low frequency oscillator for XT1CLK. See the device-specific data sheet for supported functions.
- VLOCLK: Internal very low power, low frequency oscillator with 10 kHz typical frequency
- REFOCLK: Internal, trimmed, low-frequency oscillator with 32768 Hz typical frequency, with the ability to be used as a clock reference into the FLL
- DCOCLK: Internal digitally-controlled oscillator (DCO) that can be stabilized by the FLL
- XT2CLK: Optional high-frequency oscillator that can be used with standard crystals, resonators, or
 external clock sources in the 4 MHz to 32 MHz range. XT1CLK can be used as a clock reference into
 the FLL.

Three clock signals are available from the UCS module:

- ACLK: Auxiliary clock. The ACLK is software selectable as XT1CLK, REFOCLK, VLOCLK, DCOCLK, DCOCLKDIV, and when available, XT2CLK. DCOCLKDIV is the DCOCLK frequency divided by 1, 2, 4, 8, 16, or 32 within the FLL block. ACLK can be divided by 1, 2, 4, 8, 16, or 32. ACLK/n is ACLK divided by 1, 2, 4, 8, 16, or 32 and is available externally at a pin. ACLK is software selectable by individual peripheral modules.
- MCLK: Master clock. MCLK is software selectable as XT1CLK, REFOCLK, VLOCLK, DCOCLK, DCOCLKDIV, and when available, XT2CLK. DCOCLKDIV is the DCOCLK frequency divided by 1, 2, 4, 8, 16, or 32 within the FLL block. MCLK can be divided by 1, 2, 4, 8, 16, or 32. MCLK is used by the CPU and system.
- SMCLK: Subsystem master clock. SMCLK is software selectable as XT1CLK, REFOCLK, VLOCLK, DCOCLK, DCOCLKDIV, and when available, XT2CLK. DCOCLKDIV is the DCOCLK frequency divided by 1, 2, 4, 8, 16, or 32 within the FLL block. SMCLK can be divided by 1, 2, 4, 8, 16, or 32. SMCLK is software selectable by individual peripheral modules.

The block diagram of the UCS module is shown in Figure 3-1.






Figure 3-1. UCS Block Diagram



UCS Operation www.ti.com

3.2 UCS Operation

After a PUC, the UCS module default configuration is:

- XT1 in LF mode is selected as the oscillator source for XT1CLK. XT1CLK is selected for ACLK.
- DCOCLKDIV is selected for MCLK.
- DCOCLKDIV is selected for SMCLK.
- FLL operation is enabled and XT1CLK is selected as the FLL reference clock, FLLREFCLK.
- XIN and XOUT pins are set to general-purpose I/Os and XT1 remains disabled until the I/O ports are configured for XT1 operation.
- When available, XT2IN and XT2OUT pins are set to general-purpose I/Os and XT2 is disabled.

As previously stated, FLL operation with XT1 is selected by default, but XT1 is disabled. The crystal pins (XIN, XOUT) are shared with general-purpose I/Os. To enable XT1, the PSEL bits associated with the crystal pins must be set. When a 32,768 Hz crystal is used for XT1CLK, the fault control logic immediately causes ACLK to be sourced by the REFOCLK, because XT1 is not stable immediately (see Section 3.2.12). Once crystal startup is obtained and settled, the FLL stabilizes MCLK and SMCLK to 1.048576 MHz and $f_{\text{DCO}} = 2.097152 \text{ MHz}$.

Status register control bits (SCG0, SCG1, OSCOFF, and CPUOFF) configure the MSP430 operating modes and enable or disable portions of the UCS module (see System Resets, Interrupts, and Operating Modes chapter). Registers UCSCTL0 through UCSCTL8, configure the UCS module.

The UCS module can be configured or reconfigured by software at any time during program execution.

3.2.1 UCS Module Features for Low-Power Applications

Conflicting requirements typically exist in battery-powered applications:

- Low clock frequency for energy conservation and time keeping
- High clock frequency for fast response times and fast burst processing capabilities
- Clock stability over operating temperature and supply voltage
- Low-cost applications with less-constrained clock accuracy requirements

The UCS module addresses these conflicting requirements by allowing the user to select from the three available clock signals: ACLK, MCLK, and SMCLK.

All three available clock signals can be sourced via any of the available clock sources (XT1CLK, VLOCLK, REFOCLK, DCOCLK, DCOCLKDIV, or XT2CLK), giving complete flexibility in the system clock configuration. A flexible clock distribution and divider system is provided to fine tune the individual clock requirements.

3.2.2 Internal Very-Low-Power Low-Frequency Oscillator (VLO)

The internal VLO provides a typical frequency of 10 kHz (see device-specific data sheet for parameters) without requiring a crystal. The VLO provides for a low-cost ultralow-power clock source for applications that do not require an accurate time base.

The VLO is enabled when it is used to source ACLK, MCLK, or SMCLK (SELA = $\{1\}$ or SELM = $\{1\}$).



www.ti.com UCS Operation

3.2.3 Internal Trimmed Low-Frequency Reference Oscillator (REFO)

The internal trimmed low-frequency REFO can be used for cost-sensitive applications where a crystal is not required or desired. REFO is internally trimmed to 32.768 kHz typical and provides for a stable reference frequency that can be used as FLLREFCLK. REFO, combined with the FLL, provides for a flexible range of system clock settings without the need for a crystal. REFO consumes no power when not being used.

REFO is enabled under any of the following conditions:

- REFO is a source for ACLK (SELA = {2}) and in active mode (AM) through LPM3 (OSCOFF = 0)
- REFO is a source for MCLK (SELM = {2}) and in active mode (AM) (CPUOFF = 0)
- REFO is a source for SMCLK (SELS = {2}) and in active mode (AM) through LPM1 (SMCLKOFF = 0)
- REFO is a source for FLLREFCLK (SELREF = {2}) and the DCO is a source for ACLK (SELA = {3,4})
 and in active mode (AM) through LPM3 (OSCOFF = 0)
- REFO is a source for FLLREFCLK (SELREF = {2}) and the DCO is a source for MCLK (SELM = {3,4})
 and in active mode (AM) (CPUOFF = 0)
- REFO is a source for FLLREFCLK (SELREF = {2}) and the DCO is a source for SMCLK (SELS = {3,4}) and in active mode (AM) through LPM1 (SMCLKOFF = 0)

Note: REFO Enable for MSP430F543x, MSP430F541x devices

REFO is enabled under any of the following conditions:

- REFO is a source for ACLK (SELA = {2}), MCLK (SELM = {2}), or SMCLK (SELS = {2}) and in active mode (AM) through LPM3 (OSCOFF = 0)
- REFO is a source for FLLREFCLK (SELREF = {2}) and the DCO is a source for ACLK,
 MCLK, or SMCLK (SELA = {3,4}), MCLK (SELM = {3,4}), or SMCLK (SELS = {3,4}) and in active mode (AM) through LPM3 (OSCOFF = 0)

3.2.4 XT1 Oscillator

The XT1 oscillator supports ultralow-current consumption using a 32,768 Hz watch crystal in low-frequency (LF) mode (XTS = 0). A watch crystal connects to XIN and XOUT without any other external components. The software-selectable XCAP bits configure the internally provided load capacitance for the XT1 crystal in LF mode. This capacitance can be selected as 2 pF, 6 pF, 9 pF, or 12 pF (typical). Additional external capacitors can be added if necessary.

On some devices, the XT1 oscillator also supports high-speed crystals or resonators when in high-frequency (HF) mode (XTS = 1). The high-speed crystal or resonator connects to XIN and XOUT and requires external capacitors on both terminals. These capacitors should be sized according to the crystal or resonator specifications.

The drive settings of XT1 in LF mode can be increased with the XT1DRIVE bits. At power up, the XT1 starts with the highest drive settings for fast, reliable startup. If needed, user software can reduce the drive strength to further reduce power. In HF mode, different crystal or resonator ranges are supported by choosing the proper XT1DRIVE settings.

XT1 may be used with an external clock signal on the XIN pin in either LF or HF mode by setting XT1BYPASS. When used with an external signal, the external frequency must meet the data sheet parameters for the chosen mode. XT1 is powered down when used in bypass mode.

The XT1 pins are shared with general-purpose I/O ports. At power up, the default operation is XT1, LF mode of operation. However, XT1 remains disabled until the ports shared with XT1 are configured for XT1 operation. The configuration of the shared I/O is determined by the PSEL bit associated with XIN and the XT1BYPASS bit. Setting the PSEL bit causes the XIN and XOUT ports to be configured for XT1 operation. If XT1BYPASS is also set, XT1 is configured for bypass mode of operation, and the oscillator associated with XT1 is powered down. In bypass mode of operation, XIN can accept an external clock input signal and XOUT is configured as a general-purpose I/O. The PSEL bit associated with XOUT is a don't care.

If the PSEL bit associated with XIN is cleared, both XIN and XOUT ports are configured as general-purpose I/Os, and XT1 is disabled.



UCS Operation www.ti.com

XT1 is enabled under any of the following conditions:

- XT1 is a source for ACLK (SELA = {0}) and in active mode (AM) through LPM3 (OSCOFF = 0)
- XT1 is a source for MCLK (SELM = {0}) and in active mode (AM) (CPUOFF = 0)
- XT1 is a source for SMCLK (SELS = {0}) and in active mode (AM) through LPM1 (SMCLKOFF = 0)
- XT1 is a source for FLLREFCLK (SELREF = {0}) and the DCO is a source for ACLK (SELA = {3,4})
 and in active mode (AM) through LPM3 (OSCOFF = 0)
- XT1 is a source for FLLREFCLK (SELREF = {0}) and the DCO is a source for MCLK (SELM = {3,4})
 and in active mode (AM) (CPUOFF = 0)
- XT1 is a source for FLLREFCLK (SELREF = {0}) and the DCO is a source for SMCLK (SELS = {3,4})
 and in active mode (AM) through LPM1 (SMCLKOFF = 0)
- XT1OFF = 0. XT1 enabled in active mode (AM) through LPM4.

Note: XT1 Enable for MSP430F543x, MSP430F541x devices

XT1 is enabled under any of the following conditions:

- XT1 is a source for ACLK, MCLK, or SMCLK (SELA = {0}), MCLK (SELM = {0}), or SMCLK (SELS = {0}) and in active mode (AM) through LPM3 (OSCOFF = 0)
- XT1 is a source for FLLREFCLK (SELREF = {0}) and the DCO is a source for ACLK, MCLK, or SMCLK (SELA = {3,4}), MCLK (SELM = {3,4}), or SMCLK (SELS = {3,4}) and in active mode (AM) through LPM3 (OSCOFF = 0)
- XT1OFF = 0. XT1 enabled in active mode (AM) through LPM4.

3.2.5 XT2 Oscillator

Some devices have a second crystal oscillator, XT2. XT2 sources XT2CLK, and its characteristics are identical to XT1 in HF mode. The XT2DRIVE bits select the frequency range of operation of XT2.

XT2 may be used with external clock signals on the XT2IN pin by setting XT2BYPASS. When used with an external signal, the external frequency must meet the data-sheet parameters for XT2. XT2 is powered down when used in bypass mode.

The XT2 pins are shared with general-purpose I/O ports. At power up, the default operation is XT2. However, XT2 remains disabled until the ports shared with XT2 are configured for XT2 operation. The configuration of the shared I/O is determined by the PSEL bit associated with XT2IN and the XT2BYPASS bit. Setting the PSEL bit causes the XT2IN and XT2OUT ports to be configured for XT2 operation. If XT2BYPASS is also set, XT2 is configured for bypass mode of operation, and the oscillator associated with XT2 is powered down. In bypass mode of operation, XT2IN can accept an external clock input signal and XT2OUT is configured as a general-purpose I/O. The PSEL bit associated with XT2OUT is a don't care.

If the PSEL bit associated with XT2IN is cleared, both XT2IN and XT2OUT ports are configured as general-purpose I/Os, and XT2 is disabled.

XT2 is enabled under any of the following conditions:

- XT2 is a source for ACLK (SELA = {5,6,7}) and in active mode (AM) through LPM3 (OSCOFF = 0)
- XT2 is a source for MCLK (SELM = {5,6,7}) and in active mode (AM) (CPUOFF = 0)
- XT2 is a source for SMCLK (SELS = {5,6,7}) and in active mode (AM) through LPM1 (SMCLKOFF = 0)
- XT2 is a source for FLLREFCLK (SELREF = {5,6}) and the DCO is a source for ACLK (SELA = {3,4})
 and in active mode (AM) through LPM3 (OSCOFF = 0)
- XT2 is a source for FLLREFCLK (SELREF = {5,6}) and the DCO is a source for MCLK (SELM = {3,4})
 and in active mode (AM) (CPUOFF = 0)
- XT2 is a source for FLLREFCLK (SELREF = {5,6}) and the DCO is a source for SMCLK (SELS = {3,4}) and in active mode (AM) through LPM1 (SMCLKOFF = 0)
- XT2OFF = 0. XT2 enabled in active mode (AM) through LPM4.



Note: XT2 Enable for MSP430F543x, MSP430F541x devices

XT2 is enabled under any of the following conditions:

- XT2 is a source for ACLK, MCLK, or SMCLK (SELA = {5,6,7}), MCLK (SELM = {5,6,7}), or SMCLK (SELS = {5,6,7}) and in active mode (AM) through LPM3 (OSCOFF = 0)
- XT2 is a source for FLLREFCLK (SELREF = {5,6,7}) and the DCO is a source for ACLK, MCLK, or SMCLK (SELA = {3,4}), MCLK (SELM = {3,4}), or SMCLK (SELS = {3,4}) and in active mode (AM) through LPM3 (OSCOFF = 0)
- XT2OFF = 0. XT1 enabled in active mode (AM) through LPM4.

3.2.6 Digitally-Controlled Oscillator (DCO)

The DCO is an integrated digitally controlled oscillator. The DCO frequency can be adjusted by software using the DCORSEL, DCO, and MOD bits. The DCO frequency can be optionally stabilized by the FLL to a multiple frequency of FLLREFCLK/n. The FLL can accept different reference sources selectable via the SELREF bits. Reference sources include XT1CLK, REFOCLK, or XT2CLK (if available). The value of n is defined by the FLLREFDIV bits (n = 1, 2, 4, 8, 12, or 16). The default is n = 1. There may be scenarios, where FLL operation is not required or desired, therefore no FLLREFCLK is necessary. This can be accomplished by setting SELREF = $\{7\}$.

Note: For the 'F543x and 'F541x non-A versions only: Setting SELREF = {7} sets XT2CLK as the FLL reference clock.

The FLLD bits configure the FLL prescaler divider value D to 1, 2, 4, 8, 16, or 32. By default, D = 2, and MCLK and SMCLK are sourced from DCOCLKDIV, providing a clock frequency DCOCLK/2.

The divider (N + 1) and the divider value D define the DCOCLK and DCOCLKDIV frequencies, where N > 0. Writing N = 0 causes the divider to be set to 2.

 $f_{DCOCLK} = D \times (N + 1) \times (f_{FLLREFCLK} \div n)$ $f_{DCOCLKDIV} = (N + 1) \times (f_{FLLREFCLK} \div n)$

Adjusting DCO Frequency

By default, FLL operation is enabled. FLL operation can be disabled by setting SCG0 or SCG1. Once disabled, the DCO continues to operate at the current settings defined in UCSCTL0 and UCSCTL1. The DCO frequency can be adjusted manually if desired. Otherwise, the DCO frequency is stabilized by the FLL operation.

After a PUC, DCORSEL = $\{2\}$ and DCO = $\{0\}$. MCLK and SMCLK are sourced from DCOCLKDIV. Because the CPU executes code from MCLK, which is sourced from the fast-starting DCO, code execution begins from PUC in less than 5 μ s.

The frequency of DCOCLK is set by the following functions:

- The three DCORSEL bits select one of eight nominal frequency ranges for the DCO. These ranges are defined for an individual device in the device-specific data sheet.
- The five DCO bits divide the DCO range selected by the DCORSEL bits into 32 frequency steps, separated by approximately 8%.
- The five MOD bits switch between the frequency selected by the DCO bits and the next-higher frequency set by {DCO + 1}. When DCO = {31}, the MOD bits have no effect, because the DCO is already at the highest setting for the selected DCORSEL range.

3.2.7 Frequency Locked Loop (FLL)

The FLL continuously counts up or down a frequency integrator. The output of the frequency integrator that drives the DCO can be read in UCSCTL0, UCSCTL1 (bits MOD and DCO). The count is adjusted +1 with the frequency $f_{\text{FLLREFCLK}}/n$ (n = 1, 2, 4, 8, 12, or 16) or -1 with the frequency $f_{\text{DCOCLK}}/[D \times (N+1)]$.



Note: Reading MOD and DCO bits

The integrator is updated via the DCOCLK, which may differ in frequency of operation of MCLK. It is possible that immediate reads of a previously written value are not visible to the user since the update to the integrator has not occurred. This is normal. Once the integrator is updated at the next successive DCOCLK, the correct value can be read.

In addition, since the MCLK can be asynchronous to the integrator updates, reading the values may be cause a corrupted value to be read under this condition. In this case, a majority vote method should be performed.

Five of the integrator bits (UCSCTL0 bits 12 to 8) set the DCO frequency tap. Thirty-two taps are implemented for the DCO, and each is approximately 8% higher than the previous. The modulator mixes two adjacent DCO frequencies to produce fractional taps.

For a given DCO bias range setting, time must be allowed for the DCO to settle on the proper tap for normal operation. (n \times 32) $f_{FLLREFCLK}$ cycles are required between taps requiring a worst case of (n \times 32 \times 32) $f_{FLLREFCLK}$ cycles for the DCO to settle. The value n is defined by the FLLREFDIV bits (n = 1, 2, 4, 8, 12, or 16).

3.2.8 DCO Modulator

The modulator mixes two DCO frequencies, f_{DCO} and $f_{DCO}+1$ to produce an intermediate effective frequency between f_{DCO} and $f_{DCO}+1$ and spread the clock energy, reducing electromagnetic interference (EMI). The modulator mixes f_{DCO} and $f_{DCO}+1$ for 32 DCOCLK clock cycles and is configured with the MOD bits. When MOD = $\{0\}$, the modulator is off.

The modulator mixing formula is:

$$t = (32 - MOD) \times t_{DCO} + MOD \times t_{DCO+1}$$

Figure 3-2 shows the modulator operation.

When FLL operation is enabled, the modulator settings and DCO are controlled by the FLL hardware. If FLL operation is not desired, the modulator settings and DCO control can be configured with software.




Figure 3-2. Modulator Patterns



3.2.9 Disabling FLL Hardware and Modulator

The FLL is disabled when the status register bits SCG0 or SCG1 are set. When the FLL is disabled, the DCO runs at the previously selected tap and DCOCLK is not automatically stabilized.

The DCO modulator is disabled when DISMOD is set. When the DCO modulator is disabled, the DCOCLK is adjusted to the DCO tap selected by the DCO bits.

Note: DCO operation without FLL

When the FLL operation is disabled, the DCO continues to operate at the current settings. Because it is not stabilized by the FLL, temperature and voltage variations influence the frequency of operation. See the device-specific data sheet for voltage and temperature coefficients to ensure reliable operation.

3.2.10 FLL Operation From Low-Power Modes

An interrupt service request clears SCG1, CPUOFF, and OSCOFF if set, but does not clear SCG0. This means that for FLL operation from within an interrupt service routine entered from LPM1, 2, 3, or 4, the FLL remains disabled and the DCO operates at the previous setting as defined in UCSCTL0 and UCSCTL1. SCG0 can be cleared by user software if FLL operation is required.

3.2.11 Operation From Low-Power Modes, Requested by Peripheral Modules

A peripheral module requests its clock sources automatically from the UCS module if required for its proper operation, regardless of the current mode of operation, as shown in Figure 3-3.

A peripheral module asserts one of three possible clock request signals based on its control bits: ACLK_REQ, MCLK_REQ, or SMCLK_REQ. These request signals are based on the configuration and clock selection of the respective module. For example, if a timer selects ACLK as its clock source and the timer is enabled, the timer generates an ACLK_REQ signal to the UCS system. The UCS, in turn, enables ACLK regardless of the LPM settings.

Any clock request from a peripheral module causes its respective clock off signal to be overridden, but does not change the setting of clock off control bit. For example, a peripheral module may require ACLK that is currently disabled by the OSCOFF bit (OSCOFF = 1). The module can request ACLK by generating an ACLK_REQ. This causes the OSCOFF bit to have no effect, thereby allowing ACLK to be available to the requesting peripheral module. The OSCOFF bit remains at its current setting (OSCOFF = 1).

If the requested source is not active, the software NMI handler must take care of the required actions. For the previous example, if ACLK was sourced by XT1 and XT1 was not enabled, an oscillator fault condition will occur and the software must handle the event. The watchdog, due to its security requirement, actively selects the VLOCLK source if the originally selected clock source is not available.

Due to the clock request feature, care must be taken in the application when entering low power modes to save power. Although the device enters the selected low-power mode, a clock request causes more current consumption than the specified values in the data sheet.






Figure 3-3. Module Request Clock System

3.2.12 UCS Module Fail-Safe Operation

The UCS module incorporates an oscillator-fault fail-safe feature. This feature detects an oscillator fault for XT1, DCO, and XT2 as shown in Figure 3-4. The available fault conditions are:

- Low-frequency oscillator fault (XT1LFOFFG) for XT1 in LF mode
- High-frequency oscillator fault (XT1HFOFFG) for XT1 in HF mode
- High-frequency oscillator fault (XT2OFFG) for XT2
- DCO fault flag (DCOFFG) for the DCO

The crystal oscillator fault bits XT1LFOFFG, XT1HFOFFG, and XT2OFFG are set if the corresponding crystal oscillator is turned on and not operating properly. Once set, the fault bits remain set until reset in software, regardless if the fault condition no longer exists. If the user clears the fault bits and the fault condition still exists, the fault bits are automatically set, otherwise they remain cleared.

When using XT1 operation in LF mode as the reference source into the FLL (SELREF = $\{0\}$), a crystal fault automatically causes the FLL reference source, FLLREFCLK, to be sourced by the REFO. XT1LFOFFG is set. When using XT1 operation in HF mode as the reference source into the FLL, a crystal fault causes no FLLREFCLK signal to be generated and the FLL continues to count down to zero in an attempt to lock FLLREFCLK and DCOCLK/[D × (N + 1)]. The DCO tap moves to the lowest position (DCO are cleared) and the DCOFFG is set. DCOFFG is also set if the N-multiplier value is set too high for the selected DCO frequency range, resulting in the DCO tap moving to the highest position (UCSCTL0.12 to UCSCTL0.8 are set). The DCOFFG remains set until cleared by the user. If the user clears the DCOFFG and the fault condition remains, it is automatically set, otherwise it remains cleared. XT1HFOFFG is set.

When using XT2 as the reference source into the FLL, a crystal fault causes no FLLREFCLK signal to be generated, and the FLL continues to count down to zero in an attempt to lock FLLREFCLK and DCOCLK/[D \times (N + 1)]. The DCO tap moves to the lowest position (DCO are cleared) and the DCOFFG is set. DCOFFG is also set if the N-multiplier value is set too high for the selected DCO frequency range, resulting in the DCO tap moving to the highest position (UCSCTL0.12 to UCSCTL0.8 are set). The DCOFFG remains set until cleared by the user. If the user clears the DCOFFG and the fault condition remains, it is automatically set, otherwise it remains cleared. XT2OFFG is set.



The OFIFG oscillator-fault interrupt flag is set and latched at POR or when any oscillator fault (XT1LFOFFG, XT2OFFG, or DCOFFG) is detected. When OFIFG is set and OFIE is set, the OFIFG requests an NMI. When the interrupt is granted, the OFIE is not reset automatically as it is in previous MSP430 families. It is no longer required to reset the OFIE. NMI entry/exit circuitry removes this requirement. The OFIFG flag must be cleared by software. The source of the fault can be identified by checking the individual fault bits.

If a fault is detected for the oscillator sourcing MCLK, MCLK is automatically switched to the DCO for its clock source (DCOCLKDIV) for all clock sources except XT1 LF mode. If MCLK is sourced from XT1 in LF mode, an oscillator fault causes MCLK to be automatically switched to the REFO for its clock source (REFOCLK). This does not change the SELM bit settings. This condition must be handled by user software.

If a fault is detected for the oscillator sourcing SMCLK, SMCLK is automatically switched to the DCO for its clock source (DCOCLKDIV) for all clock sources except XT1 LF mode. If SMCLK is sourced from XT1 in LF mode, an oscillator fault causes SMCLK to be automatically switched to the REFO for its clock source (REFOCLK). This does not change the SELS bit settings. This condition must be handled by user software.

If a fault is detected for the oscillator sourcing ACLK, ACLK is automatically switched to the DCO for its clock source (DCOCLKDIV) for all clock sources except XT1 LF mode. If ACLK is sourced from XT1 in LF mode, an oscillator fault causes ACLK to be automatically switched to the REFO for its clock source (REFOCLK). This does not change the SELA bit settings. This condition must be handled by user software.

Note: DCO active during oscillator fault

DCOCLKDIV is active even at the lowest DCO tap. The clock signal is available for the CPU to execute code and service an NMI during an oscillator fault.






Figure 3-4. Oscillator Fault Logic



Note: Fault conditions

DCO_Fault: DCOFFG is set if DCO bits in UCSCTL0 register value equals {0} or {31}.

XT1_LF_OscFault: This signal is set after the XT1 (LF mode) oscillator has stopped operation and cleared after operation resumes. The fault condition causes XT1LFOFFG to be set and remain set. If the user clears XT1LFOFFG and the fault condition still exists, XT1LFOFFG remains set.

XT1_HF_OscFault: This signal is set after the XT1 (HF mode) oscillator has stopped operation and cleared after operation resumes. The fault condition causes XT1HFOFFG to be set and remain set. If the user clears XT1HFOFFG and the fault condition still exists, XT1HFOFFG remains set.

XT2_OscFault: This signal is set after the XT2 oscillator has stopped operation and cleared after operation resumes. The fault condition causes XT2OFFG to be set and remain set. If the user clears XT2OFFG and the fault condition still exists, XT2OFFG remains set.

Note: Fault logic

Please note that as long as a fault condition still exists, the OFIFG remains set. The application must take special care when clearing the OFIFG signal. If no fault condition remains when the OFIFG signal is cleared, the clock logic switches back to the original user settings prior to the fault condition.

Note: Fault logic counters

Each crystal oscillator circuit has hardware counters. These counters are reset each time a fault condition occurs on its respective oscillator, causing the fault flag to be set. The counters will begin to count after the fault condition is removed. Once the maximum count is reached, the fault flag is removed.

In XT1 LF mode, the maximum count is 8192. In XT1 HF mode (and XT2 when available), the maximum count is 1024. In bypass modes, regardless of LF or HF settings, the maximum count is 8192.

3.2.13 Synchronization of Clock Signals

When switching MCLK or SMCLK from one clock source to the another, the switch is synchronized to avoid critical race conditions as shown in Figure 3-5:

- The current clock cycle continues until the next rising edge.
- The clock remains high until the next rising edge of the new clock.
- The new clock source is selected and continues with a full high period.




Figure 3-5. Switch MCLK from DCOCLK to XT1CLK



3.3 Module Oscillator (MODOSC)

The UCS module also supports an internal oscillator, MODOSC, that is used by the flash memory controller module and, optionally, by other modules in the system. The MODOSC sources MODCLK.

3.3.1 MODOSC Operation

To conserve power, MODOSC is powered down when not needed and enabled only when required. When the MODOSC source is required, the respective module requests it. MODOSC is enabled based on unconditional and conditional requests. Setting MODOSCREQEN enables conditional requests. Unconditional requests are always enabled. It is not necessary to set MODOSCREQEN for modules that utilize unconditional requests; e.g., flash controller, ADC12 A.

The flash memory controller only requires MODCLK when performing write or erase operations. When performing such operations, the flash memory controller issues an unconditional request for the MODOSC source. Upon doing so, the MODOSC source is enabled, if not already enabled from other modules' previous requests.

The ADC12_A may optionally use MODOSC as a clock source for its conversion clock. The user chooses the ADC12OSC as the conversion clock source. During a conversion, the ADC12_A module issues an unconditional request for the ADC12OSC clock source. Upon doing so, the MODOSC source is enabled, if not already enabled from other modules' previous requests.



www.ti.com UCS Module Registers

3.4 UCS Module Registers

The UCS module registers are listed in Table 3-1. The base address can be found in the device-specific data sheet. The address offset is listed in Table 3-1.

Note:

All registers have word or byte register access. For a generic register *ANYREG*, the suffix "_L" (*ANYREG_L*) refers to the lower byte of the register (bits 0 through 7). The suffix "_H" (*ANYREG_H*) refers to the upper byte of the register (bits 8 through 15).

Table 3-1. Unified Clock System Registers

| Register | Short Form | Register Type | Register Access | Address Offset | Initial State |
|--------------------------------|------------|------------------|--------------------|-------------------|---------------|
| Unified Clock System Control 0 | UCSCTL0 | Read/write | Word | 00h | 0000h |
| | UCSCTL0_L | Read/write | Byte | 00h | 00h |
| | UCSCTL0_H | Read/write | Byte | 01h | 00h |
| Unified Clock System Control 1 | UCSCTL1 | Read/write | Word | 02h | 0020h |
| | UCSCTL1_L | Read/write | Byte | 02h | 20h |
| | UCSCTL1_H | Read/write | Byte | 03h | 00h |
| Unified Clock System Control 2 | UCSCTL2 | Read/write | Word | 04h | 101Fh |
| | UCSCTL2_L | Read/write | Byte | 04h | 1Fh |
| | UCSCTL2_H | Read/write | Byte | 05h | 10h |
| Unified Clock System Control 3 | UCSCTL3 | Read/write | Word | 06h | 0000h |
| | UCSCTL3_L | Read/write | Byte | 06h | 00h |
| | UCSCTL3_H | Read/write | Byte | 07h | 00h |
| Unified Clock System Control 4 | UCSCTL4 | Read/write | Word | 08h | 0044h |
| | UCSCTL4_L | Read/write | Byte | 08h | 44h |
| | UCSCTL4_H | Read/write | Byte | 09h | 00h |
| Unified Clock System Control 5 | UCSCTL5 | Read/write | Word | 0Ah | 0000h |
| | UCSCTL5_L | Read/write | Byte | 0Ah | 00h |
| | UCSCTL5_H | Read/write | Byte | 0Bh | 00h |
| Unified Clock System Control 6 | UCSCTL6 | Read/write | Word | 0Ch | C1CDh |
| | UCSCTL6_L | Read/write | Byte | 0Ch | CDh |
| | UCSCTL6_H | Read/write | Byte | 0Dh | C1h |
| Unified Clock System Control 7 | UCSCTL7 | Read/write | Word | 0Eh | 0703h |
| | UCSCTL7_L | Read/write | Byte | 0Eh | 03h |
| | UCSCTL7_H | Read/write | Byte | 0Fh | 07h |
| Unified Clock System Control 8 | UCSCTL8 | Read/write | Word | 10h | 0707h |
| | UCSCTL8_L | Read/write | Byte | 10h | 07h |
| | UCSCTL8_H | Read/write | Byte | 11h | 07h |



UCS Module Registers www.ti.com Unified Clock System Control 0 Register (UCSCTL0) 15 14 13 9 11 10 8 7 6 5 4 3 2 0 1 Reserved DCO r0 r0 r0 rw-0 rw-0 rw-0 rw-0 rw-0 7 5 6 4 3 2 1 0 Reserved MOD rw-0 rw-0 rw-0 rw-0 rw-0 r0 r0 r0 Reserved Bits 15-13 Reserved. Reads back as 0. DCO Bits 12-8 DCO tap selection. These bits select the DCO tap and are modified automatically during FLL operation. MOD Bits 7-3 Modulation bit counter. These bits select the modulation pattern. All MOD bits are modified automatically during FLL operation. The DCO register value is incremented when the modulation bit counter rolls over from 31 to 0. If the modulation bit counter decrements from 0 to the maximum count, the DCO register value is also decremented. Reserved Bits 2-0 Reserved. Reads back as 0. Unified Clock System Control 1 Register (UCSCTL1) 15 14 13 12 11 10 9 8 7 2 6 5 3 1 0 Reserved r0 r0 r0 r0 r0 r0 r0 r0 7 6 5 4 3 2 0 1 Reserved **DCORSEL** Reserved Reserved **DISMOD** rw-0 rw-0 r0 r0 rw-0 rw-0 Reserved Bits 15-8 Reserved. Reads back as 0. Reserved Bit 7 Reserved. Reads back as 0. **DCORSEL** Bits 6-4 DCO frequency range select. These bits select the DCO frequency range of operation.

Bits 3-2 Reserved Reserved. Reads back as 0. Reserved Bit 1 Reserved. Reads back as 0.

Modulation. This bit enables/disables the modulation.

0 Modulation enabled Modulation disabled 1

DISMOD

Bit 0



Reserved

FLLN

Bits 11-10

Bits 9-0

Reserved. Reads back as 0.

FLLN causes N to be set to 1.

www.ti.com UCS Module Registers

| WWW.ti.00111 | | | | | | 000 11 | iodaio riogidiore |
|---------------|------------|--|---------------------|----------------------------------|--------------------|---------------------|---------------------|
| Unified Clock | System Co | ntrol 2 Register (U | CSCTL2) | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Reserved | | FLLD | | Res | erved | FL | .LN |
| r0 | rw-0 | rw-0 | rw-1 | r0 | r0 | rw-0 | rw-0 |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | | FI | LLN | | | |
| rw-0 | rw-0 | rw-0 | rw-1 | rw-1 | rw-1 | rw-1 | rw-1 |
| Reserved | Bit 15 | Reserved. Reads b | oack as 0. | | | | |
| FLLD | Bits 14-12 | FLL loop divider. The for the multiplier bit | | | feedback loop. Thi | s results in an add | ditional multiplier |
| | | 000 f _{DCOCLK} /1 | | | | | |
| | | 001 f _{DCOCLK} /2 | | | | | |
| | | 010 f _{DCOCLK} /4 | | | | | |
| | | 011 f _{DCOCLK} /8 | | | | | |
| | | 100 f _{DCOCLK} /16 | | | | | |
| | | 101 f _{DCOCLK} /32 | | | | | |
| | | 110 Reserved fo | or future use. Defa | ults to f _{DCOCLK} /32. | | | |
| | | 111 Reserved fo | or future use. Defa | ults to f _{DCOCLK} /32. | | | |

Multiplier bits. These bits set the multiplier value N of the DCO. N must be greater than 0. Writing zero to



UCS Module Registers www.ti.com Unified Clock System Control 3 Register (UCSCTL3) 13 11 10 9 8 7 6 5 4 2 0 3 1 Reserved r0 r0 r0 r0 r0 r0 r0 r0 7 6 5 4 3 2 1 0 **SELREF FLLREFDIV** Reserved Reserved r0 rw-0 rw-0 rw-0 r0 rw-0 rw-0 rw-0 Reserved Bits 15-8 Reserved. Reads back as 0. Reserved Bit 7 Reserved. Reads back as 0. Bits 6-4 **SELREF** FLL reference select. These bits select the FLL reference clock source. 000 XT1CLK 001 Reserved for future use. Defaults to XT1CLK. 010 **REFOCLK** 011 Reserved for future use. Defaults to REFOCLK. 100 Reserved for future use. Defaults to REFOCLK. 101 XT2CLK when available, otherwise REFOCLK. Reserved for future use. XT2CLK when available, otherwise REFOCLK. 110 111 No selection. For the 'F543x and 'F541x non-A versions only, this defaults to XT2CLK. Reserved for future use. XT2CLK when available, otherwise REFOCLK. Bit 3 Reserved Reserved. Reads back as 0. FLL reference divider. These bits define the divide factor for $f_{\text{FLLREFCLK}}$. The divided frequency is used as **FLLREFDIV** Bits 2-0 the FLL reference frequency. 000 f_{FLLREFCLK}/1 001 f_{FLLREFCLK}/2 010 f_{FLLREFCLK}/4 011 f_{FLLREFCLK}/8 100 f_{FLLREFCLK}/12

Reserved for future use. Defaults to $f_{FLLREFCLK}/16$. Reserved for future use. Defaults to $f_{FLLREFCLK}/16$.

101

110

111

f_{FLLREFCLK}/16



www.ti.com UCS Module Registers

| ww.ti.com | | | | | | | UCS Mod | dule Reg |
|------------------|-------------------------|------------|---------------|------------------|-----------------------|--------------------|-------------------------------|----------|
| nified Clock | System Co | ntrol 4 Re | egister (U | CSCTL4) | | | | |
| 15 | 14 | | 13 | 12 | 11 | 10 | 9 | 8 |
| 7 | 6 | | 5 | 4 | 3 | 2 | 1 | 0 |
| | | Re | eserved | | | | SELA | |
| r0 | r0 | | r0 | rO | rO | rw-0 | rw-0 | rw-0 |
| 7 | 6 | | 5 | 4 | 3 | 2 | 1 | 0 |
| Reserved | | | SELS | | Reserved | | SELM | 0 |
| r0 | rw-1 | | rw-0 | rw-0 | r0 | rw-1 | rw-0 | rw-0 |
| Decembed | Dito 15 11 | Dogomio | d Doodo b | ack on O | | | | |
| Reserved SELA | Bits 15-11 Bits 10-8 | | d. Reads bath | | | | | |
|)ELA | DIIS 10-0 | | T1CLK | buice | | | | |
| | | | LOCLK | | | | | |
| | | | REFOCLK | | | | | |
| | | | COCLK | | | | | |
| | | | COCLKDIV | , | | | | |
| | | | | | rwise DCOCLKDIV | , | | |
| | | | | | | | erwise DCOCLKDIV. | |
| | | | | | | • | erwise DCOCLKDIV. | |
| Reserved | Bit 7 | | d. Reads ba | | idito to X120ER Will | on available, our | SIWIGO DOGGERDIV. | |
| SELS | Bits 6-4 | | the SMCLK | | | | | |
| | 2.10 0 . | | T1CLK | 004.00 | | | | |
| | | | LOCLK | | | | | |
| | | | REFOCLK | | | | | |
| | | | COCLK | | | | | |
| | | | COCLKDIV | , | | | | |
| | | | | | rwise DCOCLKDIV | | | |
| | | | | | | | erwise DCOCLKDIV. | |
| | | | | | | • | erwise DCOCLKDIV. | |
| Reserved | Bit 3 | | d. Reads ba | | idito to XIZOZIX WIII | on available, our | 51 W.00 B 0 0 0 E 1 1 B 1 V . | |
| SELM | Bits 2-0 | | the MCLK s | | | | | |
| , | Dito 2 0 | | T1CLK | ou. oo | | | | |
| | | | LOCLK | | | | | |
| | | | REFOCLK | | | | | |
| | | | COCLK | | | | | |
| | | | COCLKDIV | , | | | | |
| | | | | | rwise DCOCLKDIV | , | | |
| | | | | , | | | america DCOCLEDIV | |
| | | 110 R | reservea tor | iuture use. Defa | uits to X12CLK Who | en avallable, othe | erwise DCOCLKDIV. | |

Reserved for future use. Defaults to XT2CLK when available, otherwise DCOCLKDIV.



UCS Module Registers www.ti.com

| ified Clock S | ystem Contro | l 5 Register (UC | CSCTL5) | | | | |
|---------------|--------------|------------------|---------|----------|------|------|------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Reserved | | DIVPA | | Reserved | | DIVA | |
| r0 | rw-0 | rw-0 | rw-0 | rO | rw-0 | rw-0 | rw-0 |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Reserved | | DIVS | | Reserved | | DIVM | |
| rO | rw-0 | rw-0 | rw-0 | r0 | rw-0 | rw-0 | rw-0 |

| r0 | rw | v-0 | rw-0 | rw-0 | r0 | rw-0 | rw-0 | rw-0 |
|----------|------------|-------|--------------------------|--------------------|---------------------------|-------------------|---------------------|------------------|
| Reserved | Bit 15 | Reser | ved. Reads back as | 0. | | | | |
| DIVPA | Bits 14-12 | ACLK | source divider avail | able at external p | in. Divides the fre | equency of ACLK a | nd presents it to a | ın external pin. |
| | | 000 | f _{ACLK} /1 | | | | | |
| | | 001 | f _{ACLK} /2 | | | | | |
| | | 010 | f _{ACLK} /4 | | | | | |
| | | 011 | f _{ACLK} /8 | | | | | |
| | | 100 | f _{ACLK} /16 | | | | | |
| | | 101 | f _{ACLK} /32 | | | | | |
| | | 110 | Reserved for futu | re use. Defaults t | o f _{ACLK} /32. | | | |
| | | 111 | Reserved for futu | re use. Defaults t | o f _{ACLK} /32. | | | |
| Reserved | Bit 11 | Reser | ved. Reads back as | 0. | | | | |
| DIVA | Bits 10-8 | ACLK | source divider. Divider. | des the frequency | of the ACLK cloc | ck source. | | |
| | | 000 | f _{ACLK} /1 | | | | | |
| | | 001 | f _{ACLK} /2 | | | | | |
| | | 010 | f _{ACLK} /4 | | | | | |
| | | 011 | f _{ACLK} /8 | | | | | |
| | | 100 | f _{ACLK} /16 | | | | | |
| | | 101 | f _{ACLK} /32 | | | | | |
| | | 110 | Reserved for futu | re use. Defaults t | o f _{ACLK} /32. | | | |
| | | 111 | Reserved for futu | | o f _{ACLK} /32. | | | |
| Reserved | Bit 7 | | ved. Reads back as | 0. | | | | |
| DIVS | Bits 6-4 | | K source divider | | | | | |
| | | 000 | f _{SMCLK} /1 | | | | | |
| | | 001 | f _{SMCLK} /2 | | | | | |
| | | 010 | f _{SMCLK} /4 | | | | | |
| | | 011 | f _{SMCLK} /8 | | | | | |
| | | 100 | f _{SMCLK} /16 | | | | | |
| | | 101 | f _{SMCLK} /32 | | | | | |
| | | 110 | Reserved for futu | | | | | |
| | D | 111 | Reserved for futu | | o f _{SMCLK} /32. | | | |
| Reserved | Bit 3 | | ved. Reads back as | 0. | | | | |
| DIVM | Bits 2-0 | _ | source divider | | | | | |
| | | 000 | f _{MCLK} /1 | | | | | |
| | | 001 | f _{MCLK} /2 | | | | | |
| | | 010 | f _{MCLK} /4 | | | | | |
| | | 011 | f _{MCLK} /8 | | | | | |
| | | 100 | f _{MCLK} /16 | | | | | |
| | | 101 | f _{MCLK} /32 | maa. Defects : | - 1 /00 | | | |
| | | 110 | Reserved for futu | re use. Detaults t | о т _{МСLK} /32. | | | |

Reserved for future use. Defaults to $f_{\mbox{\scriptsize MCLK}}/32.$





www.ti.com

Unified Clock System Control 6 Register (UCSCTL6)

| XIIL | DRIVE | XTS | XT1BYPASS | XC | CAP | SMCLKOFF | XT10FF |
|-------------------|-------|----------|-----------|----|----------|----------|--------|
| 7 VT4 F | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| rw-1 | rw-1 | r0 | rw-0 | rO | r0 | r0 | rw-1 |
| XT2E | DRIVE | Reserved | XT2BYPASS | | Reserved | | XT2OFF |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |

XT2DRIVE Bits

Bits The XT2 oscillator current can be adjusted to its drive needs. Initially, it starts with the highest supply current for reliable and quick startup. If needed, user software can reduce the drive strength.

- 00 Lowest current consumption. XT2 oscillator operating range is 4 MHz to 8 MHz.
- 01 Increased drive strength XT2 oscillator, XT2 oscillator operating range is 8 MHz to 16 MHz.
- 10 Increased drive capability XT2 oscillator. XT2 oscillator operating range is 16 MHz to 24 MHz.
- Maximum drive capability and maximum current consumption for both XT2 oscillator. XT2 oscillator operating range is 24 MHz to 32 MHz.

Reserved XT2BYPASS

Bit 13

Reserved. Reads back as 0.

Bit 12 XT2 bypass select

- 0 XT2 sourced internally
- 1 XT2 sourced externally from pin

Reserved XT2OFF

Bits 11-9

Reserved. Reads back as 0.

Bit 8 Turns off the XT2 oscillator

- 0 XT2 is on if XT2 is selected via the port selection and XT2 is not in bypass mode of operation.
- 1 XT2 is off if it is not used as a source for ACLK, MCLK, or SMCLK or is not used as a reference source required for FLL operation.

XT1DRIVE Bit

Bits 7-6

The XT1 oscillator current can be adjusted to its drive needs. Initially, it starts with the highest supply current for reliable and quick startup. If needed, user software can reduce the drive strength.

- 00 Lowest current consumption for XT1 LF mode. XT1 oscillator operating range in HF mode is 4 MHz to 8 MHz.
- 01 Increased drive strength for XT1 LF mode. XT1 oscillator operating range in HF mode is 8 MHz to 16 MHz.
- Increased drive capability for XT1 LF mode. XT1 oscillator operating range in HF mode is 16 MHz to 24 MHz
- 11 Maximum drive capability and maximum current consumption for XT1 LF mode. XT1 oscillator operating range in HF mode is 24 MHz to 32 MHz.

XTS Bi

Bit 5

XT1 mode select

- 0 Low-frequency mode. XCAP bits define the capacitance at the XIN and XOUT pins.
- 1 High-frequency mode. XCAP bits are not used.

XT1BYPASS Bit 4

XT1 bypass select

- 0 XT1 sourced internally
- 1 XT1 sourced externally from pin

XCAP Bits 3-2

Oscillator capacitor selection. These bits select the capacitors applied to the LF crystal or resonator in the LF mode (XTS = 0). The effective capacitance (seen by the crystal) is $C_{\text{eff}} \approx (C_{\text{XIN}} + 2 \text{ pF})/2$. It is assumed that $C_{\text{XIN}} = C_{\text{XOUT}}$ and that a parasitic capacitance of 2 pF is added by the package and the printed circuit board. For details about the typical internal and the effective capacitors, refer to the device-specific data sheet.

SMCLKOFF B

Bit 1

SMCLK off. This bit turns off the SMCLK.

- 0 SMCLK on
- 1 SMCLK off

XT10FF

Bit 0 XT1 off. This bit turns off the XT1.

- 0 XT1 is on if XT1 is selected via the port selection and XT1 is not in bypass mode of operation.
- 1 XT1 is off if it is not used as a source for ACLK, MCLK, or SMCLK or is not used as a reference source required for FLL operation.



8

UCS Module Registers www.ti.com

11

10

12

Unified Clock System Control 7 Register (UCSCTL7)

13

14

15

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|----------|----------|----------|---------|-----------|-----------|--------|
| Rese | erved | Reserved | Reserved | Res | erved | Rese | rved |
| r0 | r0 | rw-0 | rw-(0) | rw-(1) | rw-(1) | r-1 | r-1 |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | Reserved | | Reserved | XT2OFFG | XT1HF0FFG | XT1LFOFFG | DCOFFG |
| r0 | r0 | rO | rw-(0) | rw-(0) | rw-(0) | rw-(1) | rw-(1) |

| Reserved | Bits 15-14 | Reserved. Reads back as 0. |
|-----------|------------|---|
| Reserved | Bit 13 | Reserved. This bit must always be written with 0. |
| Reserved | Bit 12 | Reserved. This bit must always be written with 0. |
| Reserved | Bits 11-10 | Reserved. The states of these bits should be ignored. |
| Reserved | Bits 9-8 | Reserved. The states of these bits should be ignored. |
| Reserved | Bits 7-5 | Reserved. Reads back as 0. |
| Reserved | Bit 4 | Reserved. The state of this bit should be ignored. |
| XT2OFFG | Bit 3 | XT2 oscillator fault flag. If this bit is set, the OFIFG flag is also set. XT2OFFG is set if a XT2 fault condition exists. XT2OFFG can be cleared via software. If the XT2 fault condition still remains, XT2OFFG is set. |
| | | 0 No fault condition occurred after the last reset. |
| | | 1 XT2 fault. An XT2 fault occurred after the last reset. |
| XT1HFOFFG | Bit 2 | XT1 oscillator fault flag (HF mode). If this bit is set, the OFIFG flag is also set. XT1HFOFFG is set if a XT1 fault condition exists. XT1HFOFFG can be cleared via software. If the XT1 fault condition still remains, XT1HFOFFG is set. |
| | | 0 No fault condition occurred after the last reset. |
| | | 1 XT1 fault. An XT1 fault occurred after the last reset. |
| XT1LFOFFG | Bit 1 | XT1 oscillator fault flag (LF mode). If this bit is set, the OFIFG flag is also set. XT1LFOFFG is set if a XT1 fault condition exists. XT1LFOFFG can be cleared via software. If the XT1 fault condition still remains, XT1LFOFFG is set. |
| | | 0 No fault condition occurred after the last reset. |

- 0 No fault condition occurred after the last reset.
- 1 DCO fault. A DCO fault occurred after the last reset.

XT1 fault (LF mode). A XT1 fault occurred after the last reset.

DCO fault flag. If this bit is set, the OFIFG flag is also set. The DCOFFG bit is set if DCO = $\{0\}$ or DCO = $\{31\}$. DCOOFFG can be cleared via software. If the DCO fault condition still remains, DCOOFFG

Bit 0

is set.

DCOFFG



www.ti.com UCS Module Registers

| Unified Clock Sy | stem Contr | ol 8 Register (l | JCSCTL8) | | | | |
|------------------|------------|------------------|----------------------|--------------------|----------------------|-------------------|-----------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | Reserved | | | | Reserved | |
| rO | r0 | r0 | r0 | r0 | rw-(1) | rw-(1) | rw-(1) |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | Reserved | | Reserved | MODOSC REQEN | SMCLKREQEN | MCLKREQEN | ACLKREQEN |
| rO | r0 | r0 | rw-(0) | rw-(0) | rw-(1) | rw-(1) | rw-(1) |
| Reserved | Bits 15-11 | Reserved. Rea | ds back as 0. | | | | |
| Reserved | Bits 10-8 | Reserved. Mus | t always be written | as 1. | | | |
| Reserved | Bits 7-5 | Reserved. Rea | ds back as 0. | | | | |
| Reserved | Bit 4 | Reserved. Mus | t always be written | as 0. | | | |
| MODOSCREQEN | Bit 3 | MODOSC cloc | k request enable. S | etting this enable | es conditional modu | le requests for M | ODOSC. |
| | | 0 MODOS | C conditional reque | ests are disabled. | | | |
| | | 1 MODOS | SC conditional reque | ests are enabled. | | | |
| SMCLKREQEN | Bit 2 | SMCLK clock r | equest enable. Sett | ting this enables | conditional module | requests for SMC | CLK |
| | | 0 SMCLK | conditional request | ts are disabled. | | | |
| | | 1 SMCLK | conditional request | ts are enabled. | | | |
| MCLKREQEN | Bit 1 | MCLK clock re | quest enable. Settir | ng this enables co | onditional module re | equests for MCLK | (|
| | | 0 MCLK o | onditional requests | are disabled. | | | |
| | | 1 MCLK o | onditional requests | are enabled. | | | |
| ACLKREQEN | Bit 0 | ACLK clock red | quest enable. Settin | g this enables co | nditional module re | equests for ACLK | |
| | | 0 ACLK c | onditional requests | are disabled. | | | |
| | | 1 ACLK o | onditional requests | are enabled. | | | |
| | | | | | | | |



Power Management Module and Supply Voltage Supervisor

This chapter describes the operation of the Power Management Module (PMM) and Supply Voltage Supervisor (SVS).

| Topic | | Page |
|-------|---|------|
| 4.4 | David Management Market (DMM) later has the | 00 |
| 4.1 | Power Management Module (PMM) Introduction | 86 |
| 4.2 | PMM Operation | 88 |
| 4.3 | PMM Registers | 96 |



4.1 Power Management Module (PMM) Introduction

PMM features include:

- Wide supply voltage (DV_{CC}) range: 1.8 V to 3.6 V
- Generation of voltage for the device core (V_{CORE}) with up to four programmable levels
- Supply voltage supervisor (SVS) for DV_{CC} and V_{CORE} with programmable threshold levels
- Supply voltage monitor (SVM) for DV_{CC} and V_{CORE} with programmable threshold levels
- Brownout reset (BOR)
- Software accessible power-fail indicators
- I/O protection during power-fail condition
- Software selectable supervisor or monitor state output (optional)

The PMM manages all functions related to the power supply and its supervision for the device. Its primary functions are first to generate a supply voltage for the core logic, and second, provide several mechanisms for the supervision and monitoring of both the voltage applied to the device (DV_{CC}) and the voltage generated for the core (V_{CORE}).

The PMM uses an integrated low-dropout voltage regulator (LDO) to produce a secondary core voltage (V_{CORE}) from the primary one applied to the device (DV_{CC}). In general, V_{CORE} supplies the CPU, memories (flash/RAM), and the digital modules, while DV_{CC} supplies the I/Os and all analog modules (including the oscillators). The V_{CORE} output is maintained using a dedicated voltage reference. V_{CORE} is programmable up to four steps, to provide only as much power as is needed for the speed that has been selected for the CPU. This enhances power efficiency of the system. The input or primary side of the regulator is referred to in this chapter as its high side. The output or secondary side is referred to in this chapter as its low side.

The required minimum voltage for the core depends on the selected MCLK rate. Figure 4-1 shows the relationship between the system frequency for a given core voltage setting, as well as the minimum required voltage applied to the device. Figure 4-1 only serves as an example, and the device-specific data sheet should be referenced to determine which core voltage levels are supported and what level of system performance is possible.




Figure 4-1. System Frequency and Supply/Core Voltages

The PMM module provides a means for DV_{CC} and V_{CORE} to be supervised and monitored. Both of these functions detect when a voltage falls under a specific threshold. In general, the difference is that supervision results in a power-on reset (POR) event, while monitoring results in the generation of an interrupt flag that software may then handle. As such, DV_{CC} is supervised and monitored by the high-side supervisor (SVS_H) and high-side monitor (SVM_H), respectively. V_{CORE} is supervised and monitored by the low-side supervision (SVS_L) and low-side monitor (SVM_L), respectively. Thus, there are four separate supervision/monitoring modules that can be active at any given time. The thresholds enforced by these modules are derived from the same voltage reference used by the regulator to generate V_{CORE} .



In addition to the SVS_H / SVM_H / SVS_L / SVM_L modules, V_{CORE} is further monitored by the brownout reset (BOR) circuit. As DV_{CC} ramps up from 0 V at power up, the BOR keeps the device in reset until V_{CORE} is at a sufficient level for operation at the default MCLK rate and for the SVS_H/SVS_L mechanisms to be activated. During operation, the BOR also generates a reset if V_{CORE} falls below a preset threshold. BOR can be used to provide an even lower-power means of monitoring the supply rail if the flexibility of the SVS_L is not required.

The block diagram of the PMM is shown in Figure 4-2.




Figure 4-2. PMM Block Diagram



PMM Operation www.ti.com

4.2 PMM Operation

4.2.1 V_{CORE} and the Regulator

 DV_{CC} can be powered from a wide input voltage range, but the core logic of the device must be kept at a voltage lower than what this range allows. For this reason, a regulator has been integrated into the PMM. The regulator derives the necessary core voltage (V_{CORE}) from DV_{CC} .

Higher MCLK speeds require higher levels of V_{CORE} . Higher levels of V_{CORE} consume more power, and so the core voltage has been made programmable in up to four steps to allow it to provide only as much power as is required for a given MCLK setting. The level is controlled by the PMMCOREV bits. Note that the default setting, the lowest value of PMMCOREV, enables operation of MCLK over a very wide frequency range. As such, no PMM changes are required for many applications. See the device-specific data sheet for performance characteristics and core step levels supported.

Before increasing MCLK to a higher speed, it is necessary for software to ensure that the V_{CORE} level is sufficiently high for the chosen frequency. Failure to do so may force the CPU to attempt operation without sufficient power, which can cause unpredictable results. See Section 4.2.4 for more information on the appropriate procedure to raise V_{CORE} for higher MCLK frequencies.

The regulator supports two different load settings to optimize power. The high-current mode is required when:

- The CPU is in active, LPM0, or LPM1 modes
- A clock source greater than 32 kHz is used to drive any module
- An interrupt is executed
- JTAG is active

Otherwise, the low-current mode is used. The hardware controls the load settings automatically, according to the criteria above.

4.2.2 Supply Voltage Supervisor and Monitor

The high-side supervisor and monitor (SVS_H and SVM_H) and the low-side supervisor and monitor (SVS_L and SVM_L) oversee DV_{CC} and V_{CORE}, respectively. By default, all these modules are active, but each can be disabled using the corresponding enable bit (SVSHE/SVMHE/SVSLE/SVMLE), resulting in some power savings.

SVS/SVM Thresholds

The voltage thresholds enforced by the SVS/SVM modules are selectable. Table 4-1 shows the SVS/SVM threshold registers, the voltage threshold they control, and the number of threshold options.

Register Description **Threshold Available Steps** SVS_{H_IT-} **SVSHRVL** SVS_H reset voltage level 4 SVSMHRRL SVS_H/SVM_H reset release voltage level 8 SVS_{H IT+}, SVM_H **SVSLRVL** 4 SVS_L reset voltage level SVS_{L IT-} 4 SVSMLRRL SVS_L/SVM_L reset release voltage level SVS_{L IT+}, SVM_L

Table 4-1. SVS/SVM Thresholds

The high-side thresholds support various thresholds within the DV_{CC} range. These should be selected according to the minimum voltages required for device operation in a given application, as well as system power supply characteristics. See the device-specific data sheet for threshold values corresponding to the settings shown here.

The low-side threshold options are designed to support the associated V_{CORE} values, such that SVSLRVL and SVSMLRRL should always be set to a value equal to PMMCOREV.



www.ti.com PMM Operation

As Figure 4-3 shows, there is hysteresis built into the supervision thresholds, such that the thresholds in force depend on whether the voltage rail is going up or down. There is no hysteresis in the monitoring thresholds.

The behavior of the SVS/SVM according to these thresholds is best portrayed graphically. Figure 4-3 shows how the supervisors and monitors respond to various supply failure conditions.




Figure 4-3. High-Side and Low-Side Voltage Failure and Resulting PMM Actions



PMM Operation www.ti.com

High Side Supervisor/Monitor (SVS_H/SVS_L)

The SVS_H and SVM_H modules are enabled by default. They can be disabled by clearing the SVSHE and SVMHE bits, respectively. Their block diagrams are shown in Figure 4-4.




Figure 4-4. High-Side SVS and SVM

If DV_{CC} falls below the SVS_H level, SVSHIFG (SVS_H interrupt flag) is set. If DV_{CC} remains below the SVS_H level and software attempts to clear SVSHIFG, it is immediately set again by hardware. If the SVSHPE (SVS_H POR enable) bit is set when SVSHIFG gets set, a POR is generated.

If DV_{CC} falls below the SVM_H level, SVMHIFG (SVM_H interrupt flag) is set. If DV_{CC} remains below the SVM_H level and software attempts to clear SVMHIFG, it is immediately set again by hardware. If the SVMHIE (SVM_H interrupt enable) bit is set when SVMHIFG gets set, an interrupt is generated. If a POR is desired when SVMHIFG is set, the SVM_H can be configured to do so by setting the SVMHVLRPE (SVM_H voltage level reached POR enable) bit while SVMHOVPE bit is cleared.

If DV_{CC} rises above the SVM_H level, the SVMHVLRIFG (SVM_H voltage level reached) interrupt flag is set. If SVMHVLRIE (SVM_H voltage level reached interrupt enable) is set when this occurs, an interrupt is also generated.

The SVM_H module can also be used for overvoltage detection. This is accomplished by setting the SVMHOVPE (SVM_H overvoltage POR enable) bit, in addition to setting SVMHVLRPE. Under these conditions, if DV_{CC} exceeds safe device operation, a POR is generated.

The SVS_H/SVM_H modules have configurable performance modes for power-saving operation. (See Section 4.2.9 for more information.) If these SVS_H/SVM_H power modes are modified, or if a voltage level is modified, a delay element masks the interrupts and POR sources until the SVS_H/SVM_H circuits have settled. When the delay has completed, the SVSMHDLYIFG (SVS_H/SVM_H delay expired) interrupt flag is set. If the SVSMHDLYIE (SVS_H/SVM_H delay expired interrupt enable) is set when this occurs, an interrupt is also generated.



www.ti.com PMM Operation

All the interrupt flags remain set until cleared by a BOR or by software.

Low-Side Supervisor/Monitor (SVS_L/SVM_L)

The SVS_L and SVM_L modules are enabled by default. They can be disabled by clearing SVSLE and SVMLE bits, respectively. Their block diagrams are shown in Figure 4-5.




Figure 4-5. Low-Side SVS and SVM

If V_{CORE} falls below the SVS_L level, SVSLIFG (SVS_L interrupt flag) is set. If V_{CORE} remains below the SVS_L level and software attempts to clear SVSLIFG, it is immediately set again by hardware. If the SVSLPE (SVS_L POR enable) bit is set when SVSLIFG gets set, a POR is generated.

If V_{CORE} falls below the SVM_L level, SVMLIFG (SVM_L interrupt flag) is set. If V_{CORE} remains below the SVM_L level and software attempts to clear SVMLIFG, it is immediately set again by hardware. If the SVMLIE (SVM_L interrupt enable) bit is set when SVMLIFG gets set, an interrupt is generated. If a POR is desired when SVMLIFG is set, the SVM_L can be configured to do so by setting the SVMLVLRPE (SVM_L voltage level reached POR enable) bit while SVMLOVPE bit is cleared.

If V_{CORE} rises above the SVM_L level, the SVMLVLRIFG (SVM_L voltage level reached) interrupt flag is set. If SVMLVLRIE (SVM_L voltage level reached interrupt enable) is set when this occurs, an interrupt is also generated.

The SVM_L module can also be used for overvoltage detection. This is accomplished by setting the SVMLOVPE (SVM_L overvoltage POR enable) bit, in addition to setting SVMLVLRPE. Under these conditions, if V_{CORE} exceeds safe device operation, a POR is generated.



PMM Operation www.ti.com

The SVS_L/SVM_L modules have configurable performance modes for power-saving operation. (See Section 4.2.9 for more information.) If these SVS_L/SVM_L power modes are modified, or if a voltage level is modified, a delay element masks the interrupts and POR sources until the SVS_L/SVM_L circuits have settled. When the delay has completed, the SVSMLDLYIFG (SVS_L/SVM_L delay expired) interrupt flag is set. If the SVSMLDLYIE (SVS_L/SVM_L delay expired interrupt enable) is set when this occurs, an interrupt is also generated.

All the interrupt flags remain set until cleared by a BOR or by software.

4.2.3 Supply Voltage Supervisor and Monitor - Power-Up

When the device is powering up, the SVS_H and SVS_L functions are enabled by default. Initially, DV_{CC} is low, and therefore the PMM holds the device in POR reset. Once both the SVS_H and SVS_L levels are met, the reset is released. Figure 4-6 shows this process.




Figure 4-6. PMM Action at Device Power-Up

After this point, both voltage domains are supervised and monitored while the respective modules are enabled.

4.2.4 Increasing V_{CORE} to Support Higher MCLK Frequencies

With a reset, V_{CORE} and all the PMM thresholds, default to their lowest possible levels. These default settings allow a wide range of MCLK operation, and in many applications no change to these levels is required. However, if the application requires the performance provided by higher MCLK frequencies, software should ensure that V_{CORE} has been raised to a sufficient voltage level before changing MCLK, since failing to supply sufficient voltage to the CPU could produce unpredictable results. For a given device, minimum V_{CORE} levels required for maximum MCLK frequencies have been established (See the device data sheet for specific values).

After setting PMMCOREV to increase V_{CORE} , there is a time delay until the new voltage has been established. Software must not raise MCLK until the necessary core voltage has settled. SVM_L can be used to verify that V_{CORE} has met the required minimum value, prior to increasing MCLK. Figure 4-7 shows this procedure graphically.

www.ti.com PMM Operation




Figure 4-7. Changing V_{CORE} and SVM_L and SVS_L Levels

It is critical that the V_{CORE} level be increased by only one level at a time. The following steps 1 through 4 show the procedure to increase V_{CORE} by one level. This sequence is repeated to change the V_{CORE} level until the targeted level is obtained:

- 1. Program the SVM_H and SVS_H to the next level to ensure DV_{CC} is high enough for the next V_{CORE} level. Program the SVM_L to the next level and wait for (SVSMLDLYIFG) to be set.
- 2. Program PMMCOREV to the next V_{CORE} level.
- 3. Wait for the voltage level reached (SVMLVLRIFG) flag.
- Program the SVS_L to the next level.

As a reference, the following is a C code example for increasing V_{CORE} . The sample libraries provide routines for increasing and decreasing the V_{CORE} and should be utilized whenever possible.

```
; C Code example for increasing core voltage.
; Note: Change core voltage one level at a time.
void SetVCoreUp (unsigned int level)
// Open PMM registers for write access
PMMCTL0_H = 0xA5;
 // Set SVS/SVM high side new level
SVSMHCTL = SVSHE + SVSHRVL0 * level + SVMHE + SVSMHRRL0 * level;
 // Set SVM low side to new level
SVSMLCTL = SVSLE + SVMLE + SVSMLRRL0 * level;
 // Wait till SVM is settled
while ((PMMIFG & SVSMLDLYIFG) == 0);
 // Clear already set flags
PMMIFG &= ~(SVMLVLRIFG + SVMLIFG);
 // Set VCore to new level
PMMCTLO_L = PMMCOREVO * level;
 // Wait till new level reached
if ((PMMIFG & SVMLIFG))
  while ((PMMIFG & SVMLVLRIFG) == 0);
 // Set SVS/SVM low side to new level
SVSMLCTL = SVSLE + SVSLRVL0 * level + SVMLE + SVSMLRRL0 * level;
 // Lock PMM registers for write access
PMMCTL0_H = 0x00;
```



PMM Operation www.ti.com

4.2.5 Decreasing V_{CORE} for Power Optimization

The risk posed by increasing MCLK frequency does not exist when decreasing MCLK from the current V_{CORE} or higher settings, because higher V_{CORE} levels can still support MCLK frequencies below the ones for which they were intended. However, significant power efficiency gains can be made by operating V_{CORE} at the lowest value required for a given MCLK frequency. It is critical that the V_{CORE} level be decreased by only one level at a time. The following steps show the procedure to decrease V_{CORE} by one level. This sequence is repeated to change the V_{CORE} level until the targeted level is obtained:

Steps 1 through 3 show the procedure to decrease V_{CORE}:

- 1. Program the SVM_L to the new level and wait for (SVSMLDLYIFG) to be set.
- 2. Program PMMCOREV to the new V_{CORE} level.
- 3. Wait for the voltage level reached (SVMLVLRIFG) interrupt.

It is critical when lowering the V_{CORE} setting that the maximum MCLK frequency for the new V_{CORE} setting is not violated (see the device-specific data sheet).

4.2.6 LPM5

LPM5 is an additional low-power mode in which the regulator of the PMM is completely disabled, providing additional power savings. Because there is no power supplied to VCORE during LPM5, the CPU and all digital modules including RAM are unpowered. This essentially disables the entire device and, as a result, the contents of the registers and RAM are lost. Any essential values should be stored to flash prior to entering LPM5. See the SYS module for complete descriptions and usages of LPM5.

4.2.7 Voltage Reference

The PMM has an integrated, high-accuracy voltage reference generator. This reference is supplied to the V_{CORE} regulator and the voltage supervisors/monitors. As a result, any variation in the reference is reflected in both the V_{CORE} output and SVS_L/SVM_L modules.

Power efficiency gains can be made by activating the reference with a pulse-width-modulated (PWM) signal, rather than being on continuously. These modes are referred to as switched mode and static mode, respectively. The device switches between these modes automatically.

Table 4-2 shows how the reference mode is controlled according to low-power operational modes.

| Operational Mode | Voltage Reference Behavior |
|------------------|----------------------------|
| Active (AM) | |
| LPM0 | Static mode |
| LPM1 | |
| LPM2 | |
| LPM3 | Switched mode |
| LPM4 | |
| LPM5 | Reference is off |

Table 4-2. PMM Voltage Reference per Operational Mode

The application software can also manually select the mode by setting the voltage regulator current mode bits (PMMCMD).

4.2.8 Brownout Reset (BOR)

The primary function of the brownout reset (BOR) circuit occurs when the device is powering up. It is functional very early in the power-up ramp, generating a POR that initializes the system. It also functions when no SVS is enabled and a brownout condition occurs. It sustains this reset until the input power is sufficient for the logic, for proper reset of the system.



www.ti.com PMM Operation

4.2.9 SVS/SVM Performance Modes (Normal or Full-Performance)

The supervisors/monitors can function in one of two power modes: normal and full performance. The difference is a tradeoff in response time versus the power consumed; full-performance mode has a faster response time but consumes considerably more power than normal mode. Full-performance mode might be considered in applications in which the decoupling of the external power supply cannot adequately prevent fast spikes on DV_{CC} from occurring, or when the application has a particular intolerance to failure. In such cases, full-performance mode provides an additional layer of protection.

There are two ways to control the performance mode: manual and automatic. In manual mode, the normal/full-performance selection is the same for every operational mode except LPM5 (the SVS/SVM are always disabled in LPM5). In this case, the normal/full-performance selection is made with the SVSHFP/SVMHFP/SVSLFP/SVMLFP bits, for their respective modules.

In automatic mode, hardware changes the normal/full-performance selection depending on the operational mode in effect. In automatic mode, the SVSHFP/SVMHFP/SVSLFP/SVMLFP select one of two automatic control schemes.

The selection of automatic or manual mode is by setting the SVSHACE/SVSLACE bits, which apply to the high-side and low-side, respectively. Table 4-3 and Table 4-4 show the selection of performance modes.

| SVSHFP, SVMHFP, SVSLFP, SVMLFP | Active mode, LPM0, LPM1 | LPM2, LPM3, LPM4 | LPM5 |
|-----------------------------------|-------------------------|------------------|------|
| 0 | Normal | Normal | Off |
| 1 | Full Performance | Full Performance | Off |

Table 4-3. SVS/SVM Performance Control Modes -- Manual

| Table 4-4. | SVS/SVM | Performance | Control | Modes | Automatic |
|------------|---------|-------------|---------|-------|-----------|
| | | | | | |

| SVSHFP, SVMHFP, SVSLFP, SVMLFP | Active mode, LPM0, LPM1 | LPM2, LPM3, LPM4 | LPM5 |
|-----------------------------------|-------------------------|------------------|------|
| 0 | Normal | Off | Off |
| 1 | Full Performance | Normal | Off |

4.2.10 PMM Interrupts

Interrupt flags generated by the PMM are routed to the system NMI interrupt vector generator register, SYSSNIV. When the PMM causes a reset, a value is generated in the system reset interrupt vector generator register, SYSRSTIV, corresponding to the source of the reset. These registers are defined within the SYS module. More information on the relationship between the PMM and SYS modules is available in the SYS chapter.

4.2.11 Port I/O Control

The PMM provides a means of ensuring that I/O pins cannot behave in uncontrolled fashion during an undervoltage event. During these times, outputs are disabled, both normal drive and the weak pullup/pulldown function. If the CPU is functioning normally, and then an undervoltage event occurs, any pin configured as an input has its PxIN register value locked in at the point the event occurs, until voltage is restored. During the undervoltage event, external voltage changes on the pin are not registered internally. This helps prevent erratic behavior from occurring.

4.2.12 Supply Voltage Monitor Output (SVMOUT, Optional)

The state of SVMLIFG, SVMLVLRIFG, SVMHIFG, and SVMLVLRIFG can be monitored on the external SVMOUT pin. Each of these interrupt flags can be enabled (SVMLOE, SVMLVLROE, SVMHOE, SVMLVLROE) to generate an output signal. The polarity of the output is selected by the SVMOUTPOL bit. If SVMOUTPOL is set, the output is set to 1 if an enabled interrupt flag is set.



PMM Registers www.ti.com

4.3 PMM Registers

The PMM registers are listed in Table 4-5. The base address of the PMM module can be found in the device-specific data sheet. The address offset of each PMM register is given in Table 4-5. The password defined in the PMMCTL0 register controls access to all PMM, SVS, and SVM registers. Once the correct password is written, the write access is enabled. The write access is disabled by writing a wrong password in byte mode to the PMMCTL0 upper byte. Word accesses to PMMCTL0 with a wrong password triggers a PUC. A write access to a register other than PMMCTL0 while write access is not enabled causes a PUC.

Note

All registers have word or byte register access. For a generic register *ANYREG*, the suffix "_L" (*ANYREG_L*) refers to the lower byte of the register (bits 0 through 7). The suffix "_H" (*ANYREG_H*) refers to the upper byte of the register (bits 8 through 15).

Table 4-5. PMM Registers

| Register | Short Form | Register Type | Register Access | Address Offset | Initial State |
|--|------------|------------------|--------------------|-------------------|---------------|
| PMM control register 0 | PMMCTL0 | Read/write | Word | 00h | 9600h |
| | PMMCTL0_L | Read/write | Byte | 00h | 00h |
| | PMMCTL0_H | Read/write | Byte | 01h | 96h |
| PMM control register 1 | PMMCTL1 | Read/write | Word | 02h | 0000h |
| | PMMCTL1_L | Read/write | Byte | 02h | 00h |
| | PMMCTL1_H | Read/write | Byte | 03h | 00h |
| SVS and SVM high side control register | SVSMHCTL | Read/write | Word | 04h | 4400h |
| | SVSMHCTL_L | Read/write | Byte | 04h | 00h |
| | SVSMHCTL_H | Read/write | Byte | 05h | 44h |
| SVS and SVM low side control register | SVSMLCTL | Read/write | Word | 06h | 4400h |
| | SVSMLCTL_L | Read/write | Byte | 06h | 00h |
| | SVSMLCTL_H | Read/write | Byte | 07h | 44h |
| SVSIN and SVMOUT control register (optional) | SVSMIO | Read/write | Word | 08h | 0020h |
| | SVSMIO_L | Read/write | Byte | 08h | 20h |
| | SVSMIO_H | Read/write | Byte | 09h | 00h |
| PMM interrupt flag register | PMMIFG | Read/write | Word | 0Ah | 0000h |
| | PMMIFG_L | Read/write | Byte | 0Ah | 00h |
| | PMMIFG_H | Read/write | Byte | 0Bh | 00h |
| PMM interrupt enable register | PMMRIE | Read/write | Word | 0Eh | 0000h |
| | PMMRIE_L | Read/write | Byte | 0Eh | 00h |
| | PMMRIE_H | Read/write | Byte | 0Fh | 00h |
| Power mode 5 control register 0 | PM5CTL0 | Read/write | Word | 10h | 0000h |
| | PM5CTL0_L | Read/write | Byte | 10h | 00h |
| | PM5CTL0_H | Read/write | Byte | 11h | 00h |



www.ti.com PMM Registers

Power Management Module Control Register 0 (PMMCTL0)

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|----------|----------|------|-------------------|-------------------|----------|--------|--------|
| | | PMI | MPW, Read as 96h, | Must be written a | as A5h | | |
| rw-1 | rw-0 | rw-0 | rw-1 | rw-0 | rw-1 | rw-1 | rw-0 |
| | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| PMMHPMRE | Reserved | | PMMREGOFF | PMMSWPOR | PMMSWBOR | PMMC | COREV |
| rw-0 | r-0 | r-0 | rw-0 | rw-0 | rw-0 | rw-[0] | rw-[0] |

| PMMPW | Bits 15-8 | PMM password. Always read as 096h. Must be written with 0A5h or a PUC is generated. | | | | |
|-----------------|-----------|---|--|--|--|--|
| PMMHPMRE | Bit 7 | Global high power module request enable. If the PMMHPMRE bit is set, any module is able to request the PMM high-power mode. | | | | |
| Reserved | Bits 6-5 | Reserved. Always read 0. | | | | |
| PMMREGOFF | Bit 4 | Regulator off (see SYS chapter for further details) | | | | |
| PMMSWPOR | Bit 3 | Software power-on reset. Setting this bit to 1 triggers a POR. This bit is self clearing. | | | | |
| PMMSWBOR | Bit 2 | Software brownout reset. Setting this bit to 1 triggers a BOR. This bit is self clearing. | | | | |
| PMMCOREV | Bits 1-0 | Core voltage (see the device-specific data sheet for supported levels and corresponding voltages) | | | | |
| | | 00 V _{CORE} level 0 | | | | |
| | | 01 V _{CORE} level 1 | | | | |
| | | 10 V _{CORE} level 2 | | | | |

Power Management Module Control Register 1 (PMMCTL1)

11

 V_{CORE} level 3

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | |
|--------------------|-----------------------|-------------------------------------|---|--------------------|-------------------|---------------------|----------|--|
| | | | Rese | erved | | | | |
| r-0 | r-0 | r-0 | r-0 | r-0 | r-0 | r-0 | r-0 | |
| | | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| Rese | Reserved | | MCMD | Rese | erved | Reserved | PMMREFMD | |
| r-0 | r-0 | rw-[0] | rw-[0] | r-0 | r-0 | rw-0 | rw-0 | |
| Reserved PMMCMD | Bits 15-6 Bits 5-4 | • | Reserved. Always read 0. | | | | | |
| T IIIIIONID | DIG 5 4 | 00 The volt 01 The volt 10 The volt | The voltage regulator current range is defined by the low-power mode. The voltage regulator is forced into low-current mode. | | | | | |
| Reserved | Bits 3-2 | Reserved. Alway | rs read 0. | | | | | |
| Reserved | Bit 1 | Reserved. Must | always be written v | vith 0. | | | | |
| PMMREFMD | Bit 0 | PMM reference | mode. I If PMMRE | FMD is set, the re | gulator reference | e remains in static | mode. | |



PMM Registers www.ti.com

Supply Voltage Supervisor and Monitor High-Side Control Register (SVSMHCTL)

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|------------|----------|---|--|--|---|-------------------------------|---------------------------|
| SVMHFP | SVMHE | Reserved | Reserved SVMHOVPE SVSHFP SVSHE | | | | IRVL |
| rw-[0] | rw-1 | r-0 | rw-[0] | rw-[0] | rw-1 | rw-[0] | rw-[0] |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SVSMHACE | SVSMHEVM | Reserved | SVSHMD | SVSMHDLYST | | SVSMHRRL | |
| rw-[0] | rw-0 | r-0 | rw-0 | rw-0 | rw-[0] | rw-[0] | rw-[0] |
| SVMHFP | Bit 15 | SVM high-side fu | II-performance mo | ode. If this bit is set, | the SVM _H opera | ates in full-perform | ance mode. |
| | | 0 Normal n | node. See the dev | vice-specific data sh | eet for response | e times. | |
| | | 1 Full-perfo | ormance mode. S | ee the device-specit | fic data sheet for | response times. | |
| SVMHE | Bit 14 | SVM high-side er | nable. If this bit is | set, the SVM _H is en | abled. | | |
| Reserved | Bit 13 | Reserved. Always | s read 0. | | | | |
| SVMHOVPE | Bit 12 | | SVM high-side overvoltage enable. If this bit is set, the SVM _H overvoltage detection is enabled. If SVMHVLRPE is also set, a POR occurs on an overvoltage condition. | | | | |
| VSHFP | Bit 11 | SVS high-side full-performance mode. If this bit is set, the SVS_H operates in full-performance mode. | | | | | |
| | | 0 Normal n | node. See the dev | vice-specific data sh | eet for response | e times. | |
| | | 1 Full-perfo | ormance mode. S | ee the device-specit | fic data sheet for | response times. | |
| SVSHE | Bit 10 | SVS high-side en | able. If this bit is | set, the SVS _H is ena | abled. | | |
| SVSHRVL | Bits 9-8 | | | If DV _{CC} falls short o The voltage levels | | | |
| SVSMHACE | Bit 7 | | gh-side automatic under hardware c | control enable. If the | nis bit is set, the | low-power mode o | of the SVS _H a |
| SVSMHEVM | Bit 6 | SVS and SVM high | gh-side event mas | sk. If this bit is set, t | he SVS _H and S\ | /M _H events are ma | asked. |
| | | 0 No event | s are masked. | | | | |
| | | 1 All events | s are masked. | | | | |
| Reserved | Bit 5 | Reserved. Always | s read 0. | | | | |
| SVSHMD | Bit 4 | | | et, the SVS_H interru ot set, the SVS_H inte | | | |
| SVSMHDLYST | Bit 3 | delay time. The d SVSHFP = 1 i.e. | elay time depend full-performance i | us. If this bit is set, s on the power mode the delay is sleare if the delay has | le of the SVS _H a norter. See the d | nd SVM _H . If SVMH | HFP = 1 and |
| SVSMHRRL | Bits 2-0 | | so used for the S | ase voltage level. The volume the | | | |



www.ti.com PMM Registers

Supply Voltage Supervisor and Monitor Low-Side Control Register (SVSMLCTL)

| , | • | | | , | , | | |
|------------|----------|---|---|--|------------------------------|-------------------------------|--------------------------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| SVMLFP | SVMLE | Reserved SVMLOVPE SVSLFP SVSLE SVSLRVL | | | | _RVL | |
| rw-[0] | rw-1 | r-0 | rw-[0] | rw-[0] | rw-1 | rw-[0] | rw-[0] |
| | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SVSMLACE | SVSMLEVM | Reserved | SVSLMD | SVSMLDLYST | | SVSMLRRL | |
| rw-[0] | rw-0 | r-0 | rw-0 | rw-0 | rw-[0] | rw-[0] | rw-[0] |
| 0.44.55 | D: 45 | 0.441 | , | L. Martine | | | |
| SVMLFP | Bit 15 | | • | de. If this bit is set, | | • | ince mode. |
| | | | | vice-specific data s | • | | |
| | | • | | ee the device-spec | | r response times. | |
| SVMLE | Bit 14 | SVM low-side en | able. If this bit is s | set, the SVM_L is en | abled. | | |
| Reserved | Bit 13 | Reserved. Always | s read 0. | | | | |
| SVMLOVPE | Bit 12 | SVM low-side over | ervoltage enable. | If this bit is set, the | e SVM _L overvolta | ge detection is ena | abled. |
| SVSLFP | Bit 11 | SVS low-side full- | SVS low-side full-performance mode. If this bit is set, the ${\sf SVS_L}$ operates in full-performance mode. | | | | |
| | | 0 Normal n | node. See the dev | vice-specific data s | heet for response | e times. | |
| | | 1 Full-perfo | ormance mode. Se | ee the device-spec | ific data sheet fo | r response times. | |
| SVSLE | Bit 10 | SVS low-side ena | able. If this bit is s | et, the SVS $_{L}$ is ena | abled. | | |
| SVSLRVL | Bits 9-8 | | | f DV _{CC} falls short o The voltage levels | | | |
| SVSMLACE | Bit 7 | SVS and SVM lov SVM _L circuits is u | | control enable. If the ontrol. | nis bit is set, the I | ow-power mode of | the SVS _L and |
| SVSMLEVM | Bit 6 | SVS and SVM lov | w-side event masl | k. If this bit is set, t | he SVS _L and SV | M _L events are mas | sked. |
| | | 0 No event | s are masked. | | | | |
| | | 1 All events | s are masked. | | | | |
| Reserved | Bit 5 | Reserved. Always | s read 0. | | | | |
| SVSLMD | Bit 4 | | | et, the SVS_L interrupt ot set, the SVS_L in | | | |
| SVSMLDLYST | Bit 3 | delay time. The d | sower-fail conditions. If this bit is not set, the SVS _L interrupt is not set in LPM2, LPM3, and LPM4. SVS and SVM low-side delay status. If this bit is set, the SVS _L and SVM _L events are masked for some lelay time. The delay time depends on the power mode of the SVS _L and SVM _L . If SVMLFP = 1 and SVSLFP = 1 i.e. full-performance mode, it is shorter. The bit is cleared by hardware if the delay has expired. | | | | FP = 1 and |
| SVSMLRRL | Bits 2-0 | | so used for the SV | se voltage level. To the volume t | | | |



PMM Registers www.ti.com

1

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|-----------|--------------------|------------------|--|--------|-----|----------|-----|
| | Reserved | | SVMLVLROE | SVMHOE | | Reserved | |
| r-0 | r-0 | r-0 | rw-[0] | rw-[0] | r-0 | r-0 | r-0 |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Reser | Reserved SVMOUTPOL | | SVMLVLROE | SVMLOE | | Reserved | |
| r-0 | r-0 | rw-[1] | rw-[0] | rw-[0] | r-0 | r-0 | r-0 |
| Reserved | Bits 15-13 | Reserved. Always | s read 0. | | | | |
| SVMLVLROE | Bit 12 | | SVM high-side voltage level reached output enable. If this bit is set, the SVMLVLRIFG bit is output to the device SVMOUT pin. The device-specific port logic has to be configured accordingly. | | | | |
| SVMHOE | Bit 11 | | SVM high-side output enable. If this bit is set, the SVMHIFG bit is output to the device SVMOUT pin. The device-specific port logic has to be configured accordingly. | | | | |
| Reserved | Bits 10-6 | Reserved. Always | s read 0. | | | | |

SVMOUT pin polarity. If this bit is set, SVMOUT is active high. An error condition is signaled by a 1 at SVMOUT. If SVMOUTPOL is cleared, the error condition is signaled by a 0 at the SVMOUT pin. **SVMOUTPOL** Bit 5

SVM low-side voltage level reached output enable. If this bit is set, the SVMLVLRIFG bit is output to the **SVMLVLROE** Bit 4 device SVMOUT pin. The device-specific port logic has to be configured accordingly.

SVM low-side output enable. If this bit is set, the SVMLIFG bit is output to the device SVMOUT pin. The device-specific port logic has to be configured accordingly. **SVMLOE** Bit 3

Reserved Bits 2-0 Reserved. Always read 0.



www.ti.com PMM Registers

Power Management Module Interrupt Flag Register (PMMIFG)

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|------------|-------------------------|----------------------|----------------------|----------|-------------------------|-----------|-------------|
| PMMLPM5IFG | Reserved | SVSLIFG ¹ | SVSHIFG ¹ | Reserved | PMMPORIFG | PMMRSTIFG | PMMBORIFG |
| rw-[0] | r-0 | rw-[0] | rw-[0] | r-0 | rw-[0] | rw-[0] | rw-[0] |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Reserved | SVMHVLRIFG ¹ | SVMHIFG | SVSMHDLYIF G | Reserved | SVMLVLRIFG ¹ | SVMLIFG | SVSMLDLYIFG |
| r-0 | rw-[0] | rw-[0] | rw-0 | r-0 | rw-[0] | rw-[0] | rw-0 |

| . 0 | [0] | |
|---------------------------------|--------------|---|
| ¹ After power up, th | e reset valu | e depends on the power sequence. |
| PMMLPM5IFG | Bit 15 | LPM5 flag. This bit is set if the system was in LPM5 before. The bit is cleared by software or by reading the reset vector word. A power failure on the DV _{CC} domain clears the bit. |
| | | 0 No interrupt pending |
| | | 1 Interrupt pending |
| Reserved | Bit 14 | Reserved. Always read 0. |
| SVSLIFG | Bit 13 | SVS low-side interrupt flag. The bit is cleared by software or by reading the reset vector word. |
| | | 0 No interrupt pending |
| | | 1 Interrupt pending |
| SVSHIFG | Bit 12 | SVS high-side interrupt flag. The bit is cleared by software or by reading the reset vector word. |
| | | 0 No interrupt pending |
| | | 1 Interrupt pending |
| Reserved | Bit 11 | Reserved. Always read 0. |
| PMMPORIFG | Bit 10 | PMM software power-on reset interrupt flag. This interrupt flag is set if a software POR is triggered. The bit is cleared by software or by reading the reset vector word. |
| | | 0 No interrupt pending |
| | | 1 Interrupt pending |
| PMMRSTIFG | Bit 9 | PMM reset pin interrupt flag. This interrupt flag is set if the RST/NMI pin is the reset source. The bit is cleared by software or by reading the reset vector word. |
| | | 0 No interrupt pending |
| | | 1 Interrupt pending |
| PMMBORIFG | Bit 8 | PMM software brownout reset interrupt flag. This interrupt flag is set if a software BOR (PMMSWBOR) is triggered. The bit is cleared by software or by reading the reset vector word. |
| | | 0 No interrupt pending |
| | | 1 Interrupt pending |
| Reserved | Bit 7 | Reserved. Always read 0. |
| SVMHVLRIFG | Bit 6 | SVM high-side voltage level reached interrupt flag. The bit is cleared by software or by reading the reset vector (SVSHPE = 1) word or by reading the interrupt vector (SVSHPE = 0) word. |
| | | 0 No interrupt pending |
| | | 1 Interrupt pending |
| SVMHIFG | Bit 5 | SVM high-side interrupt flag. The bit is cleared by software. |
| | | 0 No interrupt pending |
| | | 1 Interrupt pending |
| SVSMHDLYIFG | Bit 4 | SVS and SVM high-side delay expired interrupt flag. This interrupt flag is set if the delay element expired. The bit is cleared by software or by reading the interrupt vector word. |
| | | 0 No interrupt pending |
| | | 1 Interrupt pending |
| Reserved | Bit 3 | Reserved. Always read 0. |
| SVMLVLRIFG | Bit 2 | SVM low-side voltage level reached interrupt flag. The bit is cleared by software or by reading the reset vector (SVSLPE = 1) word or by reading the interrupt vector (SVSLPE = 0) word. |
| | | 0 No interrupt pending |
| | | |

1

Interrupt pending



PMM Registers www.ti.com

| SVMLIFG | Bit 1 | SVM low-side interrupt flag. The bit is cleared by software. | | | | |
|-------------|-------|---|--|--|--|--|
| | | 0 No interrupt pending | | | | |
| | | 1 Interrupt pending | | | | |
| SVSMLDLYIFG | Bit 0 | SVS and SVM low-side delay expired interrupt flag. This interrupt flag is set if the delay element expired. The bit is cleared by software or by reading the interrupt vector word. | | | | |
| | | 0 No interrupt pending | | | | |
| | | 1 Interrupt pending | | | | |

Power Management Module Reset and Interrupt Enable Register (PMMRIE)

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | |
|------------|------------|---|--------------------------|----------------|-----------|------------------|------------|--|
| Reserved | | SVMHVLRPE | SVSHPE | Reserved | | SVMLVLRPE SVSLPE | | |
| r-0 | r-0 | rw-[0] | rw-[0] | r-0 | r-0 | rw-[0] | rw-[0] | |
| | | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| Reserved | SVMHVLRIE | SVMHIE | SVSMHDLYIE | Reserved | SVMLVLRIE | SVMLIE | SVSMLDLYIE | |
| r-0 | rw-0 | rw-0 | rw-0 | r-0 | rw-0 | rw-0 | rw-0 | |
| Reserved | Bits 15-14 | Reserved. Always read 0. | | | | | | |
| SVMHVLRPE | Bit 13 | SVM high-side voltage level reached power-on reset enable. If this bit is set, exceeding the SVM _H voltage level triggers a POR. | | | | | | |
| SVSHPE | Bit 12 | SVS high-side power-on reset enable. If this bit is set, falling below the SVS_H voltage level triggers a POR. | | | | | | |
| Reserved | Bits 11-10 | Reserved. Always | Reserved. Always read 0. | | | | | |
| SVMLVLRPE | Bit 9 | SVM low-side voltage level reached power-on reset enable. If this bit is set, exceeding the SVM_L voltage level triggers a POR. | | | | | | |
| SVSLPE | Bit 8 | SVS low-side power-on reset enable. If this bit is set, falling below the SVS_L voltage level triggers a POR. | | | | | | |
| Reserved | Bit 7 | Reserved. Always read 0. | | | | | | |
| SVMHVLRIE | Bit 6 | SVM high-side reset voltage level interrupt enable | | | | | | |
| SVMHIE | Bit 5 | SVM high-side interrupt enable. This bit is cleared by software or if the interrupt vector word is read. | | | | | | |
| SVSMHDLYIE | Bit 4 | SVS and SVM high-side delay expired interrupt enable | | | | | | |
| Reserved | Bit 3 | Reserved. Always read 0. | | | | | | |
| SVMLVLRIE | Bit 2 | SVM low-side res | et voltage level in | terrupt enable | | | | |
| SVMLIE | Bit 1 | SVM low-side interrupt enable. This bit is cleared by software or if the interrupt vector word is read. | | | | | | |
| SVSMLDLYIE | Bit 0 | SVS and SVM low-side delay expired interrupt enable | | | | | | |

Power Mode 5 Control Register 0 (PM5CTL0)

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|----------|----------|----------|----------|----------|----------|----------|----------|
| Reserved |
| r0 | r0 | r0 | r0 | rO | rO | rO | r0 |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Reserved | LOCKIO |
| r0 | rw-[0] |

Reserved Bits 15-1 Reserved. Always read as zero. LOCKIO Bit 0 Lock I/O pin configuration upon of

Lock I/O pin configuration upon entry/exit to/from LPM5. Once power is applied to the device, this bit, once set, can only be cleared by the user or via another power cycle.

- 0 I/O pin configuration is not locked and defaults to its reset condition.
- 1 I/O pin configuration remains locked. Pin state is held during LPM5 entry and exit.



CPUX

This chapter describes the extended MSP430X 16-bit RISC CPU (CPUX) with 1-MB memory access, its addressing modes, and instruction set.

Note: The MSP430X CPU implemented on MSP430F5xx devices has, in some cases, slightly different cycle counts from the MSP430X CPU implemented on the 2xx and 4xx families.

| • | Topic | | Page |
|-----|-------|---------------------------------|------|
| | | | |
| | 5.1 | MSP430X CPU (CPUX) Introduction | 104 |
| | 5.2 | Interrupts | 106 |
| | 5.3 | CPU Registers | 107 |
| | 5.4 | Addressing Modes | 113 |
| | 5.5 | MSP430 and MSP430X Instructions | 131 |
| | 5.6 | Instruction Set Description | 147 |
| - 1 | | | |



5.1 MSP430X CPU (CPUX) Introduction

The MSP430X CPU incorporates features specifically designed for modern programming techniques, such as calculated branching, table processing, and the use of high-level languages such as C. The MSP430X CPU can address a 1-MB address range without paging. The MSP430X CPU is completely backwards compatible with the MSP430 CPU.

The MSP430X CPU features include:

- RISC architecture
- Orthogonal architecture
- Full register access including program counter (PC), status register (SR), and stack pointer (SP)
- Single-cycle register operations
- Large register file reduces fetches to memory.
- 20-bit address bus allows direct access and branching throughout the entire memory range without paging.
- 16-bit data bus allows direct manipulation of word-wide arguments.
- Constant generator provides the six most often used immediate values and reduces code size.
- Direct memory-to-memory transfers without intermediate register holding
- Byte, word, and 20-bit address-word addressing

The block diagram of the MSP430X CPU is shown in Figure 5-1.






Figure 5-1. MSP430X CPU Block Diagram



Interrupts www.ti.com

5.2 Interrupts

The MSP430X has the following interrupt structure:

- Vectored interrupts with no polling necessary
- Interrupt vectors are located downward from address 0FFFEh.

The interrupt vectors contain 16-bit addresses that point into the lower 64-KB memory. This means all interrupt handlers must start in the lower 64-KB memory.

During an interrupt, the program counter (PC) and the status register (SR) are pushed onto the stack as shown in Figure 5-2. The MSP430X architecture stores the complete 20-bit PC value efficiently by appending the PC bits 19:16 to the stored SR value automatically on the stack. When the RETI instruction is executed, the full 20-bit PC is restored making return from interrupt to any address in the memory range possible.




Figure 5-2. PC Storage on the Stack for Interrupts



www.ti.com CPU Registers

5.3 CPU Registers

The CPU incorporates 16 registers (R0 through R15). Registers R0, R1, R2, and R3 have dedicated functions. Registers R4 through R15 are working registers for general use.

5.3.1 Program Counter (PC)

The 20-bit PC (PC/R0) points to the next instruction to be executed. Each instruction uses an even number of bytes (2, 4, 6, or 8 bytes), and the PC is incremented accordingly. Instruction accesses are performed on word boundaries, and the PC is aligned to even addresses. Figure 5-3 shows the PC.



Figure 5-3. Program Counter

The PC can be addressed with all instructions and addressing modes. A few examples:

```
MOV.W #LABEL,PC; Branch to address LABEL (lower 64 KB)

MOVA #LABEL,PC; Branch to address LABEL (1MB memory)

MOV.W LABEL,PC; Branch to address in word LABEL; (lower 64 KB)

MOV.W @R14,PC; Branch indirect to address in; R14 (lower 64 KB)

ADDA #4,PC; Skip two words (1 MB memory)
```

The BR and CALL instructions reset the upper four PC bits to 0. Only addresses in the lower 64-KB address range can be reached with the BR or CALL instruction. When branching or calling, addresses beyond the lower 64-KB range can only be reached using the BRA or CALLA instructions. Also, any instruction to directly modify the PC does so according to the used addressing mode. For example, MOV.W #value, PC clears the upper four bits of the PC, because it is a .W instruction.

The PC is automatically stored on the stack with CALL (or CALLA) instructions and during an interrupt service routine. Figure 5-4 shows the storage of the PC with the return address after a CALLA instruction. A CALL instruction stores only bits 15:0 of the PC.




Figure 5-4. PC Storage on the Stack for CALLA

The RETA instruction restores bits 19:0 of the PC and adds 4 to the stack pointer (SP). The RET instruction restores bits 15:0 to the PC and adds 2 to the SP.

5.3.2 Stack Pointer (SP)

The 20-bit SP (SP/R1) is used by the CPU to store the return addresses of subroutine calls and interrupts. It uses a predecrement, postincrement scheme. In addition, the SP can be used by software with all instructions and addressing modes. Figure 5-5 shows the SP. The SP is initialized into RAM by the user, and is always aligned to even addresses.



CPU Registers www.ti.com

Figure 5-6 shows the stack usage. Figure 5-7 shows the stack usage when 20-bit address words are pushed.




Figure 5-5. Stack Pointer




Figure 5-6. Stack Usage




Figure 5-7. PUSHX.A Format on the Stack

The special cases of using the SP as an argument to the PUSH and POP instructions are described and shown in Figure 5-8.



The stack pointer is changed after a PUSH SP instruction.

The stack pointer is not changed after a POP SP instruction. The POP SP instruction places SP1 into the stack pointer SP (SP2 = SP1)

Figure 5-8. PUSH SP, POP SP Sequence



www.ti.com CPU Registers

5.3.3 Status Register (SR)

The 16-bit SR (SR/R2), used as a source or destination register, can only be used in register mode addressed with word instructions. The remaining combinations of addressing modes are used to support the constant generator. Figure 5-9 shows the SR bits. Do not write 20-bit values to the SR. Unpredictable operation can result.




Figure 5-9. SR Bits

Table 5-1 describes the SR bits.

Table 5-1. SR Bit Description

| Bit | Description | | | | |
|----------|---|---|--|--|--|
| Reserved | Reserved | | | | |
| V | Overflow. This bit is set when the result of an arithmetic operat | ion overflows the signed-variable range. | | | |
| | ADD(.B), ADDX(.B,.A), ADDC(.B), ADDCX(.B.A), ADDA | Set when: positive + positive = negative negative + negative = positive otherwise reset | | | |
| | SUB(.B), SUBX(.B,.A), SUBC(.B),SUBCX(.B,.A), SUBA, CMP(.B), CMPX(.B,.A), CMPA | Set when: positive – negative = negative negative – positive = positive otherwise reset | | | |
| SCG1 | System clock generator 1. This bit, when set, turns off the DCO dc generator if DCOCLK is not used for MCLK or SMCLK. | | | | |
| SCG0 | System clock generator 0. This bit, when set, turns off the FLL- | loop control. | | | |
| OSCOFF | Oscillator off. This bit, when set, turns off the LFXT1 crystal osc SMCLK. | cillator when LFXT1CLK is not used for MCLK or | | | |
| CPUOFF | CPU off. This bit, when set, turns off the CPU. | | | | |
| GIE | General interrupt enable. This bit, when set, enables maskable disabled. | interrupts. When reset, all maskable interrupts are | | | |
| N | Negative. This bit is set when the result of an operation is negative. | ative and cleared when the result is positive. | | | |
| Z | Zero. This bit is set when the result of an operation is 0 and cle | eared when the result is not 0. | | | |
| С | Carry. This bit is set when the result of an operation produced | a carry and cleared when no carry occurred. | | | |

Note: Bit manipulations of the SR should be done via the following instructions: *MOV*, *BIS*, and *BIC*.



5.3.4 Constant Generator Registers (CG1 and CG2)

Six commonly-used constants are generated with the constant generator registers R2 (CG1) and R3 (CG2), without requiring an additional 16-bit word of program code. The constants are selected with the source register addressing modes (As), as described in Table 5-2.

Table 5-2. Values of Constant Generators CG1, CG2

| Register | As | Constant | Remarks |
|----------|----|--------------------|-----------------------|
| R2 | 00 | - | Register mode |
| R2 | 01 | (0) | Absolute address mode |
| R2 | 10 | 00004h | +4, bit processing |
| R2 | 11 | 00008h | +8, bit processing |
| R3 | 00 | 00000h | 0, word processing |
| R3 | 01 | 00001h | +1 |
| R3 | 10 | 00002h | +2, bit processing |
| R3 | 11 | FFh, FFFFh, FFFFFh | -1, word processing |

The constant generator advantages are:

- No special instructions required
- No additional code word for the six constants
- No code memory access required to retrieve the constant

The assembler uses the constant generator automatically if one of the six constants is used as an immediate source operand. Registers R2 and R3, used in the constant mode, cannot be addressed explicitly; they act as source-only registers.

Constant Generator – Expanded Instruction Set

The RISC instruction set of the MSP430 has only 27 instructions. However, the constant generator allows the MSP430 assembler to support 24 additional emulated instructions. For example, the single-operand instruction:

CLR

is emulated by the double-operand instruction with the same length:

MOV R3,dst

where the #0 is replaced by the assembler, and R3 is used with As = 00.

INC dst

is replaced by:

ADD 0(R3),dst



5.3.5 General-Purpose Registers (R4 –R15)

The 12 CPU registers (R4 to R15) contain 8-bit, 16-bit, or 20-bit values. Any byte-write to a CPU register clears bits 19:8. Any word-write to a register clears bits 19:16. The only exception is the SXT instruction. The SXT instruction extends the sign through the complete 20-bit register.

The following figures show the handling of byte, word, and address-word data. Note the reset of the leading most significant bits (MSBs) if a register is the destination of a byte or word instruction.

Figure 5-10 shows byte handling (8-bit data, .B suffix). The handling is shown for a source register and a destination memory byte and for a source memory byte and a destination register.




Figure 5-10. Register-Byte/Byte-Register Operation

Figure 5-11 and Figure 5-12 show 16-bit word handling (.W suffix). The handling is shown for a source register and a destination memory word and for a source memory word and a destination register.

Register-Word Operation




Figure 5-11. Register-Word Operation






Figure 5-12. Word-Register Operation

Figure 5-13 and Figure 5-14 show 20-bit address-word handling (.A suffix). The handling is shown for a source register and a destination memory address-word and for a source memory address-word and a destination register.




Figure 5-13. Register – Address-Word Operation



www.ti.com Addressing Modes

Address-Word - Register Operation

High Byte Low Byte 19 16 15 8 7 0 Memory +2 Unused Memory Register

Operation

Register

Figure 5-14. Address-Word – Register Operation

5.4 Addressing Modes

Seven addressing modes for the source operand and four addressing modes for the destination operand use 16-bit or 20-bit addresses (see Table 5-3). The MSP430 and MSP430X instructions are usable throughout the entire 1-MB memory range.

Table 5-3. Source/Destination Addressing

| As/Ad | Addressing Mode | Syntax | Description |
|-------|---------------------------|--------|---|
| 00/0 | Register | Rn | Register contents are operand. |
| 01/1 | Indexed | X(Rn) | (Rn + X) points to the operand. X is stored in the next word, or stored in combination of the preceding extension word and the next word. |
| 01/1 | Symbolic | ADDR | (PC + X) points to the operand. X is stored in the next word, or stored in combination of the preceding extension word and the next word. Indexed mode $X(PC)$ is used. |
| 01/1 | Absolute | &ADDR | The word following the instruction contains the absolute address. X is stored in the next word, or stored in combination of the preceding extension word and the next word. Indexed mode X(SR) is used. |
| 10/- | Indirect Register | @Rn | Rn is used as a pointer to the operand. |
| 11/– | Indirect Autoincrement | @Rn+ | Rn is used as a pointer to the operand. Rn is incremented afterwards by 1 for .B instructions. by 2 for .W instructions, and by 4 for .A instructions. |
| 11/– | Immediate | #N | N is stored in the next word, or stored in combination of the preceding extension word and the next word. Indirect autoincrement mode @PC+ is used. |

The seven addressing modes are explained in detail in the following sections. Most of the examples show the same addressing mode for the source and destination, but any valid combination of source and destination addressing modes is possible in an instruction.

Note: Use of Labels EDE, TONI, TOM, and LEO

Throughout MSP430 documentation, EDE, TONI, TOM, and LEO are used as generic labels. They are only labels and have no special meaning.



Addressing Modes www.ti.com

5.4.1 Register Mode

Operation: The operand is the 8-, 16-, or 20-bit content of the used CPU register.

Length: One, two, or three words

Comment: Valid for source and destination

Byte operation: Byte operation reads only the eight least significant bits (LSBs) of the source

register Rsrc and writes the result to the eight LSBs of the destination register Rdst.

The bits Rdst.19:8 are cleared. The register Rsrc is not modified.

Word operation: Word operation reads the 16 LSBs of the source register Rsrc and writes the result

to the 16 LSBs of the destination register Rdst. The bits Rdst.19:16 are cleared.

The register Rsrc is not modified.

Address-word operation:

Address-word operation reads the 20 bits of the source register Rsrc and writes the

result to the 20 bits of the destination register Rdst. The register Rsrc is not

modified


The SXT instruction is the only exception for register operation. The sign of the low SXT exception:

byte in bit 7 is extended to the bits Rdst.19:8.

Example: BIS.WR5,R6;

This instruction logically ORs the 16-bit data contained in R5 with the 16-bit

contents of R6. R6.19:16 is cleared.




A550h.or.1111h = B551h

Example: BISX.AR5,R6;

> This instruction logically ORs the 20-bit data contained in R5 with the 20-bit contents of R6.

The extension word contains the A/L bit for 20-bit data. The instruction word uses byte mode with bits A/L:B/W = 01. The result of the instruction is:



AA550h.or.11111h = BB551h



5.4.2 Indexed Mode

The Indexed mode calculates the address of the operand by adding the signed index to a CPU register. The Indexed mode has three addressing possibilities:

- Indexed mode in lower 64-KB memory
- MSP430 instruction with Indexed mode addressing memory above the lower 64-KB memory
- MSP430X instruction with Indexed mode

Indexed Mode in Lower 64-KB Memory

If the CPU register Rn points to an address in the lower 64 KB of the memory range, the calculated memory address bits 19:16 are cleared after the addition of the CPU register Rn and the signed 16-bit index. This means the calculated memory address is always located in the lower 64 KB and does not overflow or underflow out of the lower 64-KB memory space. The RAM and the peripheral registers can be accessed this way and existing MSP430 software is usable without modifications as shown in Figure 5-15.




Figure 5-15. Indexed Mode in Lower 64 KB

Length: Two or three words

Operation: The signed 16-bit index is located in the next word after the instruction and is added to

the CPU register Rn. The resulting bits 19:16 are cleared giving a truncated 16-bit memory address, which points to an operand address in the range 00000h to 0FFFFh.

The operand is the content of the addressed memory location.

Comment: Valid for source and destination. The assembler calculates the register index and inserts

it.

Example: ADD.B 1000h(R5), 0F000h(R6);

This instruction adds the 8-bit data contained in source byte 1000h(R5) and the destination byte 0F000h(R6) and places the result into the destination byte. Source and destination bytes are both located in the lower 64 KB due to the cleared bits 19:16 of

registers R5 and R6.


Source: The byte pointed to by R5 + 1000h results in address 0479Ch + 1000h = 0579Ch after

truncation to a 16-bit address.

Destination: The byte pointed to by R6 + F000h results in address 01778h + F000h = 00778h after

truncation to a 16-bit address.





MSP430 Instruction With Indexed Mode in Upper Memory

If the CPU register Rn points to an address above the lower 64-KB memory, the Rn bits 19:16 are used for the address calculation of the operand. The operand may be located in memory in the range Rn 32 KB, because the index, X, is a signed 16-bit value. In this case, the address of the operand can overflow or underflow into the lower 64-KB memory space (see Figure 5-16 and Figure 5-17).




Figure 5-16. Indexed Mode in Upper Memory






Figure 5-17. Overflow and Underflow for Indexed Mode

Length: Two or three words

Operation: The sign-extended 16-bit index in the next word after the instruction is added to the

20 bits of the CPU register Rn. This delivers a 20-bit address, which points to an address in the range 0 to FFFFFh. The operand is the content of the addressed

memory location.

Comment: Valid for source and destination. The assembler calculates the register index and

inserts it.

Example: ADD.W 8346h(R5),2100h(R6);

This instruction adds the 16-bit data contained in the source and the destination addresses and places the 16-bit result into the destination. Source and destination

operand can be located in the entire address range.

Source: The word pointed to by R5 + 8346h. The negative index 8346h is sign extended,

which results in address 23456h + F8346h = 1B79Ch.

Destination: The word pointed to by R6 + 2100h results in address 15678h + 2100h = 17778h.






Figure 5-18. Example for Indexed Mode

MSP430X Instruction With Indexed Mode

When using an MSP430X instruction with Indexed mode, the operand can be located anywhere in the range of Rn + 19 bits.

Length: Three or four words

Operation: The operand address is the sum of the 20-bit CPU register content and the 20-bit

index. The 4 MSBs of the index are contained in the extension word; the 16 LSBs are contained in the word following the instruction. The CPU register is not modified

Comment: Valid for source and destination. The assembler calculates the register index and

inserts it.

Example: ADDX.A 12346h(R5), 32100h(R6);

This instruction adds the 20-bit data contained in the source and the destination

addresses and places the result into the destination.

Source: Two words pointed to by R5 + 12346h which results in address 23456h + 12346h =

3579Ch.

Destination: Two words pointed to by R6 + 32100h which results in address 45678h + 32100h =

77778h.



The extension word contains the MSBs of the source index and of the destination index and the A/L bit for 20-bit data. The instruction word uses byte mode due to the 20-bit data length with bits A/L:B/W = 01.

| Before: | Address Space | Register | After: | Address Space | Register |
|--|---|------------------------------------|--|---|---|
| 2103Ah 21038h 21036h 21034h 21032h | xxxxh 2100h 2346h 55D6h 1883h | R5 23456h R6 45678h | 2103Ah 21038h 21036h 21034h 21032h | xxxxh 2100h 2346h 55D6h 1883h | PC R5 23456h R6 45678h |
| 7777Ah 77778h | 0001h 2345h | 45678h <u>+32100h</u> 77778h | 7777Ah 77778h | 0007h 7777h | 65432h src +12345h dst 77777h Sum |
| 3579Eh 3579Ch | 0006h 5432h | 23456h +12346h 3579Ch | 3579Eh 3579Ch | 0006h 5432h | |

5.4.3 Symbolic Mode

The Symbolic mode calculates the address of the operand by adding the signed index to the PC. The Symbolic mode has three addressing possibilities:

- Symbolic mode in lower 64-KB memory
- MSP430 instruction with Symbolic mode addressing memory above the lower 64-KB memory.
- MSP430X instruction with Symbolic mode

Symbolic Mode in Lower 64 KB

If the PC points to an address in the lower 64 KB of the memory range, the calculated memory address bits 19:16 are cleared after the addition of the PC and the signed 16-bit index. This means the calculated memory address is always located in the lower 64 KB and does not overflow or underflow out of the lower 64-KB memory space. The RAM and the peripheral registers can be accessed this way and existing MSP430 software is usable without modifications as shown in Figure 5-19.




Figure 5-19. Symbolic Mode Running in Lower 64 KB

Operation: The signed 16-bit index in the next word after the instruction is added temporarily to

> the PC. The resulting bits 19:16 are cleared giving a truncated 16-bit memory address, which points to an operand address in the range 00000h to 0FFFFh. The

operand is the content of the addressed memory location.

Length: Two or three words

Valid for source and destination. The assembler calculates the PC index and Comment:

inserts it.

Example: ADD.B EDE, TONI;

> This instruction adds the 8-bit data contained in source byte EDE and destination byte TONI and places the result into the destination byte TONI. Bytes EDE and

TONI and the program are located in the lower 64 KB.

Source: Byte EDE located at address 0579Ch, pointed to by PC + 4766h, where the PC

index 4766h is the result of 0579Ch - 01036h = 04766h. Address 01036h is the


location of the index for this example.

Destination: Byte TONI located at address 00778h, pointed to by PC + F740h, is the truncated

16-bit result of 00778h - 1038h = FF740h. Address 01038h is the location of the

index for this example.





MSP430 Instruction With Symbolic Mode in Upper Memory

If the PC points to an address above the lower 64-KB memory, the PC bits 19:16 are used for the address calculation of the operand. The operand may be located in memory in the range PC 32 KB, because the index, X, is a signed 16-bit value. In this case, the address of the operand can overflow or underflow into the lower 64-KB memory space as shown in Figure 5-20 and Figure 5-21.




Figure 5-20. Symbolic Mode Running in Upper Memory




Figure 5-21. Overflow and Underflow for Symbolic Mode

Length: Two or three words

Operation: The sign-extended 16-bit index in the next word after the instruction is added to the

> 20 bits of the PC. This delivers a 20-bit address, which points to an address in the range 0 to FFFFh. The operand is the content of the addressed memory location.

Comment: Valid for source and destination. The assembler calculates the PC index and

inserts it

Example: ADD.W EDE, &TONI;

> This instruction adds the 16-bit data contained in source word EDE and destination word TONI and places the 16-bit result into the destination word TONI. For this

example, the instruction is located at address 2F034h.


Word EDE at address 3379Ch, pointed to by PC + 4766h, which is the 16-bit result Source:

of 3379Ch – 2F036h = 04766h. Address 2F036h is the location of the index for this

example.

Destination: Word TONI located at address 00778h pointed to by the absolute address 00778h





MSP430X Instruction With Symbolic Mode

When using an MSP430X instruction with Symbolic mode, the operand can be located anywhere in the range of PC + 19 bits.

Length: Three or four words

Operation: The operand address is the sum of the 20-bit PC and the 20-bit index. The 4 MSBs

of the index are contained in the extension word; the 16 LSBs are contained in the

word following the instruction.

Comment: Valid for source and destination. The assembler calculates the register index and

inserts it.

Example: ADDX.B EDE, TONI;

This instruction adds the 8-bit data contained in source byte EDE and destination

byte TONI and places the result into the destination byte TONI.

Source: Byte EDE located at address 3579Ch, pointed to by PC + 14766h, is the 20-bit

result of 3579Ch - 21036h = 14766h. Address 21036h is the address of the index


in this example.

Destination: Byte TONI located at address 77778h, pointed to by PC + 56740h, is the 20-bit

result of 77778h - 21038h = 56740h. Address 21038h is the address of the index in

this example.





5.4.4 Absolute Mode

The Absolute mode uses the contents of the word following the instruction as the address of the operand. The Absolute mode has two addressing possibilities:

- Absolute mode in lower 64-KB memory
- MSP430X instruction with Absolute mode

Absolute Mode in Lower 64 KB

If an MSP430 instruction is used with Absolute addressing mode, the absolute address is a 16-bit value and, therefore, points to an address in the lower 64 KB of the memory range. The address is calculated as an index from 0 and is stored in the word following the instruction The RAM and the peripheral registers can be accessed this way and existing MSP430 software is usable without modifications.

Length: Two or three words

Operation: The operand is the content of the addressed memory location.

Comment: Valid for source and destination. The assembler calculates the index from 0 and

inserts it.

Example: ADD.W &EDE, &TONI;


This instruction adds the 16-bit data contained in the absolute source and

destination addresses and places the result into the destination.

Source: Word at address EDE

Destination: Word at address TONI





MSP430X Instruction With Absolute Mode

If an MSP430X instruction is used with Absolute addressing mode, the absolute address is a 20-bit value and, therefore, points to any address in the memory range. The address value is calculated as an index from 0. The 4 MSBs of the index are contained in the extension word, and the 16 LSBs are contained in the word following the instruction.

Length: Three or four words

Operation: The operand is the content of the addressed memory location.

Comment: Valid for source and destination. The assembler calculates the index from 0 and

inserts it.

Example: ADDX.A &EDE, &TONI;

This instruction adds the 20-bit data contained in the absolute source and

destination addresses and places the result into the destination.

Source: Two words beginning with address EDE

Destination: Two words beginning with address TONI



| Before: | Address Space | ı | After: | Address Space | ı | |
|-----------------|------------------|----|--------|------------------|-------------------|------------|
| 2103Ah | xxxxh | | 2103Ah | xxxxh | PC | |
| 21038h | 7778h | | 21038h | 7778h | | |
| 21036h | 579Ch | | 21036h | 579Ch | | |
| 21034h | 52D2h | | 21034h | 52D2h | | |
| 21032h | 1987h | PC | 21032h | 1987h | | |
| | l I | | | 1 | | |
| | | | | | | |
| | | | | | 65432h | src |
| 7777 A h | 0001h | | 7777Ah | 0007h | +12345h 77777h | dst Sum |
| 77778h | 2345h | | 77778h | 7777h | ////// | Sum |
| | | | | | | |
| | I | | | | | |
| | | | | | | |
| | | | | | | |
| 3579Eh | 0006h | | 3579Eh | 0006h | | |
| 3579Ch | 5432h | | 3579Ch | 5432h | | |
| | | | | | | |
| | I | | | | | |

5.4.5 Indirect Register Mode

The Indirect Register mode uses the contents of the CPU register Rsrc as the source operand. The Indirect Register mode always uses a 20-bit address.

Length: One, two, or three words

Operation: The operand is the content the addressed memory location. The source register

Rsrc is not modified.

Comment: Valid only for the source operand. The substitute for the destination operand is

0(Rdst).

Example: ADDX.W@R5,2100h(R6)


This instruction adds the two 16-bit operands contained in the source and the

destination addresses and places the result into the destination.

Source: Word pointed to by R5. R5 contains address 3579Ch for this example.

Destination: Word pointed to by R6 + 2100h, which results in address 45678h + 2100h = 7778h





5.4.6 Indirect Autoincrement Mode

The Indirect Autoincrement mode uses the contents of the CPU register Rsrc as the source operand. Rsrc is then automatically incremented by 1 for byte instructions, by 2 for word instructions, and by 4 for address-word instructions immediately after accessing the source operand. If the same register is used for source and destination, it contains the incremented address for the destination access. Indirect Autoincrement mode always uses 20-bit addresses.

Length: One, two, or three words

Operation: The operand is the content of the addressed memory location.

Comment: Valid only for the source operand

Example: ADD.B@R5+,0(R6)


This instruction adds the 8-bit data contained in the source and the destination

addresses and places the result into the destination.

Source: Byte pointed to by R5. R5 contains address 3579Ch for this example.

Destination: Byte pointed to by R6 + 0h, which results in address 0778h for this example





5.4.7 Immediate Mode

The Immediate mode allows accessing constants as operands by including the constant in the memory location following the instruction. The PC is used with the Indirect Autoincrement mode. The PC points to the immediate value contained in the next word. After the fetching of the immediate operand, the PC is incremented by 2 for byte, word, or address-word instructions. The Immediate mode has two addressing possibilities:

- 8-bit or 16-bit constants with MSP430 instructions
- 20-bit constants with MSP430X instruction

MSP430 Instructions With Immediate Mode

If an MSP430 instruction is used with Immediate addressing mode, the constant is an 8- or 16-bit value and is stored in the word following the instruction.

Length: Two or three words. One word less if a constant of the constant generator can be

used for the immediate operand.

Operation: The 16-bit immediate source operand is used together with the 16-bit destination

operand.

Comment: Valid only for the source operand

Example: ADD #3456h,&TONI


This instruction adds the 16-bit immediate operand 3456h to the data in the

destination address TONI.

Source: 16-bit immediate value 3456h

Destination: Word at address TONI





MSP430X Instructions With Immediate Mode

If an MSP430X instruction is used with Immediate addressing mode, the constant is a 20-bit value. The 4 MSBs of the constant are stored in the extension word, and the 16 LSBs of the constant are stored in the word following the instruction.

Length: Three or four words. One word less if a constant of the constant generator can be

used for the immediate operand.

Operation: The 20-bit immediate source operand is used together with the 20-bit destination

operand.

Comment: Valid only for the source operand

Example: ADDX.A #23456h,&TONI;

This instruction adds the 20-bit immediate operand 23456h to the data in the

destination address TONI.

Source: 20-bit immediate value 23456h

Destination: Two words beginning with address TONI



| Before: | Address | After: Address | | | | |
|---------|---------|-------------------|--------|-------|---------|-----|
| | Space | 1 | | Space | 1 | |
| | | | | | | |
| 2103Ah | xxxxh | | 2103Ah | xxxxh | PC | |
| 21038h | 7778h | | 21038h | 7778h | | |
| 21036h | 3456h | | 21036h | 3456h | | |
| 21034h | 50F2h | | 21034h | 50F2h | | |
| 21032h | 1907h | PC | 21032h | 1907h | | |
| | | | | | | |
| | | | | | | |
| | | | | | 23456h | src |
| 7777Ah | 0001h | | 7777Ah | 0003h | +12345h | dst |
| 77778h | 2345h | | 77778h | 579Bh | 3579Bh | Sum |
| | | | | | | |
| | | | | | | |



5.5 MSP430 and MSP430X Instructions

MSP430 instructions are the 27 implemented instructions of the MSP430 CPU. These instructions are used throughout the 1-MB memory range unless their 16-bit capability is exceeded. The MSP430X instructions are used when the addressing of the operands, or the data length exceeds the 16-bit capability of the MSP430 instructions.

There are three possibilities when choosing between an MSP430 and MSP430X instruction:

- To use only the MSP430 instructions The only exceptions are the CALLA and the RETA instruction.
 This can be done if a few, simple rules are met:
 - Placement of all constants, variables, arrays, tables, and data in the lower 64 KB. This allows the
 use of MSP430 instructions with 16-bit addressing for all data accesses. No pointers with 20-bit
 addresses are needed.
 - Placement of subroutine constants immediately after the subroutine code. This allows the use of the symbolic addressing mode with its 16-bit index to reach addresses within the range of PC + 32 KB.
- To use only MSP430X instructions The disadvantages of this method are the reduced speed due to the additional CPU cycles and the increased program space due to the necessary extension word for any double operand instruction.
- Use the best fitting instruction where needed.

The following sections list and describe the MSP430 and MSP430X instructions.

5.5.1 MSP430 Instructions

The MSP430 instructions can be used, regardless if the program resides in the lower 64 KB or beyond it. The only exceptions are the instructions CALL and RET, which are limited to the lower 64-KB address range. CALLA and RETA instructions have been added to the MSP430X CPU to handle subroutines in the entire address range with no code size overhead.

MSP430 Double-Operand (Format I) Instructions

Figure 5-22 shows the format of the MSP430 double-operand instructions. Source and destination words are appended for the Indexed, Symbolic, Absolute, and Immediate modes. Table 5-4 lists the 12 MSP430 double-operand instructions.




Figure 5-22. MSP430 Double-Operand Instruction Format



| | S-Req. | | Status Bits ⁽¹⁾ | | | | |
|----------|---------|--|----------------------------|---|---|---|--|
| Mnemonic | D-Reg | Operation | ٧ | N | Z | С | |
| MOV(.B) | src,dst | $\operatorname{src} \to \operatorname{dst}$ | - | _ | _ | _ | |
| ADD(.B) | src,dst | $src + dst \to dst$ | * | * | * | * | |
| ADDC(.B) | src,dst | $src + dst + C \rightarrow dst$ | * | * | * | * | |
| SUB(.B) | src,dst | $dst + .not.src + 1 \rightarrow dst$ | * | * | * | * | |
| SUBC(.B) | src,dst | $dst + .not.src + C \to dst$ | * | * | * | * | |
| CMP(.B) | src,dst | dst - src | * | * | * | * | |
| DADD(.B) | src,dst | $src + dst + C \rightarrow dst (decimally)$ | * | * | * | * | |
| BIT(.B) | src,dst | src .and. dst | 0 | * | * | Z | |
| BIC(.B) | src,dst | .not.src .and. $dst \rightarrow dst$ | _ | _ | _ | _ | |
| BIS(.B) | src,dst | $\text{src .or. dst} \rightarrow \text{dst}$ | _ | _ | _ | _ | |
| XOR(.B) | src,dst | $src.xor.dst \rightarrow dst$ | * | * | * | Z | |
| AND(.B) | src,dst | $src.and. dst \rightarrow dst$ | 0 | * | * | Z | |

Table 5-4. MSP430 Double-Operand Instructions

MSP430 Single-Operand (Format II) Instructions

Figure 5-23 shows the format for MSP430 single-operand instructions, except RETI. The destination word is appended for the Indexed, Symbolic, Absolute, and Immediate modes. Table 5-5 lists the seven single-operand instructions.




Figure 5-23. MSP430 Single-Operand Instructions

Table 5-5. MSP430 Single-Operand Instructions

| Mnemonic | S-Reg, Operation | | | Status | Bits ⁽¹⁾ | |
|------------|------------------|--|---|--------|---------------------|---|
| Willemonic | D-Reg | Operation | ٧ | N | Z | С |
| RRC(.B) | dst | $C \to MSB \to \!\! \dots \!\! \dots \!\! LSB \to C$ | * | * | * | * |
| RRA(.B) | dst | $MSB \to MSB \to \! LSB \to C$ | 0 | * | * | * |
| PUSH(.B) | src | $SP - 2 \to SP,src \to SP$ | - | - | - | _ |
| SWPB | dst | bit 15bit $8 \leftrightarrow bit 7bit 0$ | - | - | - | _ |
| CALL | dst | Call subroutine in lower 64 KB | - | - | - | - |
| RETI | | $TOS \to SR, SP + 2 \to SP$ | * | * | * | * |
| | | $TOS \to PC, SP + 2 \to SP$ | | | | |
| SXT | dst | Register mode: bit 7 \rightarrow bit 8bit 19 Other modes: bit 7 \rightarrow bit 8bit 15 | 0 | * | * | Z |

^{* =} Status bit is affected.

^{* =} Status bit is affected.

⁻ = Status bit is not affected.

^{0 =} Status bit is cleared.

^{1 =} Status bit is set.

⁻ = Status bit is not affected.

^{0 =} Status bit is cleared.

^{1 =} Status bit is set.



www.ti.com Jump Instructions

Jump Instructions

Figure 5-24 shows the format for MSP430 and MSP430X jump instructions. The signed 10-bit word offset of the jump instruction is multiplied by two, sign-extended to a 20-bit address, and added to the 20-bit PC. This allows jumps in a range of –511 to +512 words relative to the PC in the full 20-bit address space. Jumps do not affect the status bits. Table 5-6 lists and describes the eight jump instructions.



Figure 5-24. Format of Conditional Jump Instructions

Table 5-6. Conditional Jump Instructions

| Mnemonic | S-Reg, D-Reg | Operation | |
|----------|--------------|--------------------------------------|--|
| JEQ/JZ | Label | Jump to label if zero bit is set | |
| JNE/JNZ | Label | Jump to label if zero bit is reset | |
| JC | Label | Jump to label if carry bit is set | |
| JNC | Label | Jump to label if carry bit is reset | |
| JN | Label | Jump to label if negative bit is set | |
| JGE | Label | Jump to label if $(N . XOR. V) = 0$ | |
| JL | Label | Jump to label if (N .XOR. V) = 1 | |
| JMP | Label | Jump to label unconditionally | |

Emulated Instructions

In addition to the MSP430 and MSP430X instructions, emulated instructions are instructions that make code easier to write and read, but do not have op-codes themselves. Instead, they are replaced automatically by the assembler with a core instruction. There is no code or performance penalty for using emulated instructions. The emulated instructions are listed in Table 5-7.

Table 5-7. Emulated Instructions

| In a town at large | Explanation | Foundation | Status Bits ⁽¹⁾ | | | |
|--------------------|----------------------------|-----------------|----------------------------|---|---|---|
| Instruction | | Emulation | V | N | Z | С |
| ADC(.B) dst | Add Carry to dst | ADDC(.B) #0,dst | * | * | * | * |
| BR dst | Branch indirectly dst | MOV dst,PC | - | - | - | - |
| CLR(.B) dst | Clear dst | MOV(.B) #0,dst | - | - | _ | - |
| CLRC | Clear Carry bit | BIC #1,SR | - | - | - | 0 |
| CLRN | Clear Negative bit | BIC #4,SR | - | 0 | - | - |
| CLRZ | Clear Zero bit | BIC #2,SR | _ | _ | 0 | _ |
| DADC(.B) dst | Add Carry to dst decimally | DADD(.B) #0,dst | * | * | * | * |
| DEC(.B) dst | Decrement dst by 1 | SUB(.B) #1,dst | * | * | * | * |
| DECD(.B) dst | Decrement dst by 2 | SUB(.B) #2,dst | * | * | * | * |
| DINT | Disable interrupt | BIC #8,SR | - | - | _ | - |
| EINT | Enable interrupt | BIS #8,SR | - | - | _ | - |
| INC(.B) dst | Increment dst by 1 | ADD(.B) #1,dst | * | * | * | * |
| INCD(.B) dst | Increment dst by 2 | ADD(.B) #2,dst | * | * | * | * |
| INV(.B) dst | Invert dst | XOR(.B) #-1,dst | * | * | * | * |
| NOP | No operation | MOV R3,R3 | _ | - | - | _ |

^{(1) * =} Status bit is affected.

CPUX

[–] Status bit is not affected.

^{0 =} Status bit is cleared.

^{1 =} Status bit is set.



Table 5-7. Emulated Instructions (continued)

| In a town a the se | Explanation | Familiation | Status Bits ⁽¹⁾ | | | | |
|--------------------|--|------------------|----------------------------|---|---|---|--|
| Instruction | | Emulation | V | N | Z | С | |
| POP dst | Pop operand from stack | MOV @SP+,dst | - | _ | - | - | |
| RET | Return from subroutine | MOV @SP+,PC | - | _ | _ | _ | |
| RLA(.B) dst | Shift left dst arithmetically | ADD(.B) dst,dst | * | * | * | * | |
| RLC(.B) dst | Shift left dst logically through Carry | ADDC(.B) dst,dst | * | * | * | * | |
| SBC(.B) dst | Subtract Carry from dst | SUBC(.B) #0,dst | * | * | * | * | |
| SETC | Set Carry bit | BIS #1,SR | - | - | - | 1 | |
| SETN | Set Negative bit | BIS #4,SR | _ | 1 | _ | _ | |
| SETZ | Set Zero bit | BIS #2,SR | _ | _ | 1 | _ | |
| TST(.B) dst | Test dst (compare with 0) | CMP(.B) #0,dst | 0 | * | * | 1 | |

MSP430 Instruction Execution

The number of CPU clock cycles required for an instruction depends on the instruction format and the addressing modes used - not the instruction itself. The number of clock cycles refers to MCLK.

Instruction Cycles and Length for Interrupt, Reset, and Subroutines

Table 5-8 lists the length and the CPU cycles for reset, interrupts, and subroutines.

Table 5-8. Interrupt, Return, and Reset Cycles and Length

| Action | Execution Time (MCLK Cycles) | Length of Instruction (Words) |
|--|------------------------------|-------------------------------|
| Return from interrupt RETI | 5 | 1 |
| Return from subroutine RET | 4 | 1 |
| Interrupt request service (cycles needed before first instruction) | 6 | - |
| WDT reset | 4 | _ |
| Reset (RST/NMI) | 4 | _ |

Format II (Single-Operand) Instruction Cycles and Lengths

Table 5-9 lists the length and the CPU cycles for all addressing modes of the MSP430 single-operand instructions.

Table 5-9. MSP430 Format II Instruction Cycles and Length

| | | | | - | |
|--------------------|-----------------------|------|------|--------------------------|-------------|
| Addressing | No. of Cycles | | | l amouth of | |
| Addressing Mode | RRA, RRC SWPB, SXT | PUSH | CALL | Length of Instruction | Example |
| Rn | 1 | 3 | 4 | 1 | SWPB R5 |
| @Rn | 3 | 3 | 4 | 1 | RRC @R9 |
| @Rn+ | 3 | 3 | 4 | 1 | SWPB @R10+ |
| #N | N/A | 3 | 4 | 2 | CALL #LABEL |
| X(Rn) | 4 | 4 | 5 | 2 | CALL 2(R7) |
| EDE | 4 | 4 | 5 | 2 | PUSH EDE |
| &EDE | 4 | 4 | 6 | 2 | SXT &EDE |

Jump Instructions Cycles and Lengths

All jump instructions require one code word and take two CPU cycles to execute, regardless of whether the jump is taken or not.



Format I (Double-Operand) Instruction Cycles and Lengths

Table 5-10 lists the length and CPU cycles for all addressing modes of the MSP430 Format I instructions.

Table 5-10. MSP430 Format I Instructions Cycles and Length

| Add | ressing Mode | No. of | Length of | Example |
|--------|--------------|------------------|-------------|------------------|
| Source | Destination | Cycles | Instruction | Example |
| Rn | Rm | 1 | 1 | MOV R5,R8 |
| | PC | 3 | 1 | BR R9 |
| | x(Rm) | 4 ⁽¹⁾ | 2 | ADD R5,4(R6) |
| | EDE | 4 ⁽¹⁾ | 2 | XOR R8, EDE |
| | &EDE | 4 ⁽¹⁾ | 2 | MOV R5, &EDE |
| @Rn | Rm | 2 | 1 | AND @R4,R5 |
| | PC | 4 | 1 | BR @R8 |
| | x(Rm) | 5 ⁽¹⁾ | 2 | XOR @R5,8(R6) |
| | EDE | 5 ⁽¹⁾ | 2 | MOV @R5,EDE |
| | &EDE | 5 ⁽¹⁾ | 2 | XOR @R5, &EDE |
| @Rn+ | Rm | 2 | 1 | ADD @R5+,R6 |
| | PC | 4 | 1 | BR @R9+ |
| | x(Rm) | 5 ⁽¹⁾ | 2 | XOR @R5,8(R6) |
| | EDE | 5 ⁽¹⁾ | 2 | MOV @R9+,EDE |
| | &EDE | 5 ⁽¹⁾ | 2 | MOV @R9+,&EDE |
| #N | Rm | 2 | 2 | MOV #20,R9 |
| | PC | 3 | 2 | BR #2AEh |
| | x(Rm) | 5 ⁽¹⁾ | 3 | MOV #0300h,0(SP) |
| | EDE | 5 ⁽¹⁾ | 3 | ADD #33,EDE |
| | &EDE | 5 ⁽¹⁾ | 3 | ADD #33,&EDE |
| x(Rn) | Rm | 3 | 2 | MOV 2(R5),R7 |
| | PC | 5 | 2 | BR 2(R6) |
| | TONI | 6 ⁽¹⁾ | 3 | MOV 4(R7),TONI |
| | x(Rm) | 6 ⁽¹⁾ | 3 | ADD 4(R4),6(R9) |
| | &TONI | 6 ⁽¹⁾ | 3 | MOV 2(R4),&TONI |
| EDE | Rm | 3 | 2 | AND EDE, R6 |
| | PC | 5 | 2 | BR EDE |
| | TONI | 6 ⁽¹⁾ | 3 | CMP EDE, TONI |
| | x(Rm) | 6 ⁽¹⁾ | 3 | MOV EDE, 0(SP) |
| | &TONI | 6 ⁽¹⁾ | 3 | MOV EDE, &TONI |
| &EDE | Rm | 3 | 2 | MOV &EDE,R8 |
| | PC | 5 | 2 | BR &EDE |
| | TONI | 6 ⁽¹⁾ | 3 | MOV &EDE, TONI |
| | x(Rm) | 6 ⁽¹⁾ | 3 | MOV &EDE,0(SP) |
| | &TONI | 6 ⁽¹⁾ | 3 | MOV &EDE, &TONI |

⁽¹⁾ MOV, BIT, and CMP instructions execute in one fewer cycle.



MSP430X Extended Instructions

The extended MSP430X instructions give the MSP430X CPU full access to its 20-bit address space. Most MSP430X instructions require an additional word of op-code called the extension word. Some extended instructions do not require an additional word and are noted in the instruction description. All addresses, indexes, and immediate numbers have 20-bit values when preceded by the extension word.

There are two types of extension words:

- Register/register mode for Format I instructions and register mode for Format II instructions
- Extension word for all other address mode combinations

Register Mode Extension Word

The register mode extension word is shown in Figure 5-25 and described in Table 5-11. An example is shown in Figure 5-27.




Figure 5-25. Extension Word for Register Modes

Table 5-11. Description of the Extension Word Bits for Register Mode

| Bit | Descr | ription | | | | | | | |
|-------|------------------|--|---|--|--|--|--|--|--|
| 15:11 | Extens | Extension word op-code. Op-codes 1800h to 1FFFh are extension words. | | | | | | | |
| 10:9 | Reser | Reserved | | | | | | | |
| ZC | Zero d | arry | | | | | | | |
| | 0 | The ex | recuted instruction uses the status of the carry bit C. | | | | | | |
| | 1 | The executed instruction uses the carry bit as 0. The carry bit is defined by the result of the final operation after instruction execution. | | | | | | | |
| # | Repet | ition | | | | | | | |
| | 0 | The no | umber of instruction repetitions is set by extension word bits 3:0. | | | | | | |
| | 1 | The number of instructions repetitions is defined by the value of the four LSBs of Rn. See description for bits 3:0. | | | | | | | |
| A/L | | | tension. Together with the B/W bits of the following MSP430 instruction, the AL bit defines the used the instruction. | | | | | | |
| | A/L | B/W | Comment | | | | | | |
| | 0 | 0 | Reserved | | | | | | |
| | 0 | 1 | 20-bit address word | | | | | | |
| | 1 | 0 | 16-bit word | | | | | | |
| | 1 | 1 | 8-bit byte | | | | | | |
| 5:4 | Reser | ved | | | | | | | |
| 3:0 | Repetition count | | | | | | | | |
| | # = 0 | #=0 These four bits set the repetition count n. These bits contain $n-1$. | | | | | | | |
| | # = 1 | #=1 These four bits define the CPU register whose bits 3:0 set the number of repetitions. Rn.3:0 contain $n-1$. | | | | | | | |

Non-Register Mode Extension Word

The extension word for non-register modes is shown in Figure 5-26 and described in Table 5-12. An example is shown in Figure 5-28.




Figure 5-26. Extension Word for Non-Register Modes




Table 5-12. Description of Extension Word Bits for Non-Register Modes

| | | | 3 | | | | |
|---------------------------|-------|---|---|--|--|--|--|
| Bit | Desc | ription | 1 | | | | |
| 15:11 | Exter | sion w | ord op-code. Op-codes 1800h to 1FFFh are extension words. | | | | |
| Source Bits 19:16 | | he four MSBs of the 20-bit source. Depending on the source addressing mode, these four MSBs may belong to an inmediate operand, an index or to an absolute address. | | | | | |
| A/L | | ata length extension. Together with the B/W bits of the following MSP430 instruction, the AL bit defines the used ata length of the instruction. | | | | | |
| | A/L | B/W | Comment | | | | |
| | 0 | 0 | Reserved | | | | |
| | 0 | 1 | 20-bit address word | | | | |
| | 1 | 0 | 16-bit word | | | | |
| | 1 | 1 | 8-bit byte | | | | |
| 5:4 | Rese | rved | | | | | |
| Destination Bits 19:16 | | The four MSBs of the 20-bit destination. Depending on the destination addressing mode, these four MSBs may belong to an index or to an absolute address. | | | | | |

Note: B/W and A/L bit settings for SWPBX and SXTX

| A/L | B/W | |
|-----|-----|-----------------|
| 0 | 0 | SWPBX.A, SXTX.A |
| 0 | 1 | N/A |
| 1 | 0 | SWPB.W, SXTX.W |
| 1 | 1 | N/A |



XORX.A R9,R8





Figure 5-27. Example for Extended Register/Register Instruction





XORX.A #12345h, 45678h(R15)




Figure 5-28. Example for Extended Immediate/Indexed Instruction

Extended Double-Operand (Format I) Instructions

All 12 double-operand instructions have extended versions as listed in Table 5-13.

Table 5-13. Extended Double-Operand Instructions

| Mnomonio | Operando Operation | | Status Bits ⁽¹⁾ | | | | |
|--|--------------------|--|----------------------------|---|---|---|--|
| Mnemonic | Operands | Operation | V | N | Z | С | |
| $\texttt{MOVX}(.B,.A)$ src,dst src \rightarrow dst | | | _ | - | - | | |
| ADDX(.B,.A) | src,dst | $src + dst \rightarrow dst$ | * | * | * | * | |
| ADDCX(.B,.A) | src,dst | $src + dst + C \rightarrow dst$ | * | * | * | * | |
| SUBX(.B,.A) | src,dst | $dst + .not.src + 1 \rightarrow dst$ | * | * | * | * | |
| SUBCX(.B,.A) | src,dst | $dst + .not.src + C \rightarrow dst$ | * | * | * | * | |
| CMPX(.B,.A) | src,dst | dst - src | * | * | * | * | |
| DADDX(.B,.A) | src,dst | $\begin{array}{l} \text{src + dst + C} \rightarrow \text{dst} \\ \text{(decimal)} \end{array}$ | * | * | * | * | |
| BITX(.B,.A) | src,dst | src .and. dst | 0 | * | * | Z | |
| BICX(.B,.A) | src,dst | .not.src .and. $\text{dst} \rightarrow \text{dst}$ | - | - | - | - | |
| BISX(.B,.A) | src,dst | $\text{src .or. dst} \to \text{dst}$ | - | - | - | - | |
| XORX(.B,.A) | src,dst | $\text{src .xor. dst} \to \text{dst}$ | * | * | * | Z | |
| ANDX(.B,.A) | src,dst | $\text{src .and. dst} \rightarrow \text{dst}$ | 0 | * | * | Z | |

^{* =} Status bit is affected.

⁻ = Status bit is not affected.

^{0 =} Status bit is cleared.

^{1 =} Status bit is set.



The four possible addressing combinations for the extension word for Format I instructions are shown in Figure 5-29.




Figure 5-29. Extended Format I Instruction Formats

If the 20-bit address of a source or destination operand is located in memory, not in a CPU register, then two words are used for this operand as shown in Figure 5-30.




Figure 5-30. 20-Bit Addresses in Memory



Extended Single-Operand (Format II) Instructions

Extended MSP430X Format II instructions are listed in Table 5-14.

Table 5-14. Extended Single-Operand Instructions

| Mnomonio | Onerende | Operation | | Status Bits ⁽¹⁾ | | | | |
|--------------|----------|---|---------|----------------------------|---|---|---|--|
| Mnemonic | Operands | Operation | n | ٧ | N | Z | С | |
| CALLA | dst | Call indirect to subroutine (20-bit address) | | - | - | _ | - | |
| POPM.A | #n,Rdst | Pop n 20-bit registers from stack | 1 to 16 | * | * | * | * | |
| POPM.W | #n,Rdst | Pop n 16-bit registers from stack | 1 to 16 | * | * | * | * | |
| PUSHM.A | #n,Rsrc | Push n 20-bit registers to stack | 1 to 16 | * | * | * | * | |
| PUSHM.W | #n,Rsrc | Push n 16-bit registers to stack | 1 to 16 | * | * | * | * | |
| PUSHX(.B,.A) | src | Push 8/16/20-bit source to stack | | * | * | * | * | |
| RRCM(.A) | #n,Rdst | Rotate right Rdst n bits through carry (16-/20-bit register) | 1 to 4 | * | * | * | * | |
| RRUM(.A) | #n,Rdst | Rotate right Rdst n bits unsigned (16-/20-bit register) | 1 to 4 | 0 | * | * | Z | |
| RRAM(.A) | #n,Rdst | Rotate right Rdst n bits arithmetically (16-/20-bit register) | 1 to 4 | _ | - | - | _ | |
| RLAM(.A) | #n,Rdst | Rotate left Rdst n bits arithmetically (16-/20-bit register) | 1 to 4 | _ | - | - | _ | |
| RRCX(.B,.A) | dst | Rotate right dst through carry (8-/16-/20-bit data) | 1 | * | * | * | Z | |
| RRUX(.B,.A) | Rdst | Rotate right dst unsigned (8-/16-/20-bit) | 1 | 0 | * | * | Z | |
| RRAX(.B,.A) | dst | Rotate right dst arithmetically | 1 | | | | | |
| SWPBX(.A) | dst | Exchange low byte with high byte | 1 | | | | | |
| SXTX(.A) | Rdst | $Bit7 \rightarrow bit8 \dots bit19$ | 1 | | | | | |
| SXTX(.A) | dst | $Bit7 \rightarrow bit8 \dots MSB$ | 1 | | | | | |

^{* =} Status bit is affected.

The three possible addressing mode combinations for Format II instructions are shown in Figure 5-31.




Figure 5-31. Extended Format II Instruction Format

⁻ = Status bit is not affected.

^{0 =} Status bit is cleared.

^{1 =} Status bit is set.



Extended Format II Instruction Format Exceptions

Exceptions for the Format II instruction formats are shown in Figure 5-32 through Figure 5-35.




Figure 5-32. PUSHM/POPM Instruction Format



Figure 5-33. RRCM, RRAM, RRUM, and RLAM Instruction Format




Figure 5-34. BRA Instruction Format




Figure 5-35. CALLA Instruction Format



Extended Emulated Instructions

The extended instructions together with the constant generator form the extended emulated instructions. Table 5-15 lists the emulated instructions.

Table 5-15. Extended Emulated Instructions

| Instruction | Explanation | Emulation |
|-----------------------------|--|-----------------------|
| ADCX(.B,.A) dst | Add carry to dst | ADDCX(.B,.A) #0,dst |
| BRA dst | Branch indirect dst | MOVA dst,PC |
| RETA | Return from subroutine | MOVA @SP+,PC |
| CLRA Rdst | Clear Rdst | MOV #0, Rdst |
| CLRX(.B,.A) dst | Clear dst | MOVX(.B,.A) #0,dst |
| DADCX(.B,.A) dst | Add carry to dst decimally | DADDX(.B,.A) #0,dst |
| DECX(.B,.A) dst | Decrement dst by 1 | SUBX(.B,.A) #1,dst |
| DECDA Rdst | Decrement Rdst by 2 | SUBA #2,Rdst |
| DECDX(.B,.A) dst | Decrement dst by 2 | SUBX(.B,.A) #2,dst |
| <pre>INCX(.B,.A) dst</pre> | Increment dst by 1 | ADDX(.B,.A) #1,dst |
| INCDA Rdst | Increment Rdst by 2 | ADDA #2,Rdst |
| <pre>INCDX(.B,.A) dst</pre> | Increment dst by 2 | ADDX(.B,.A) #2,dst |
| INVX(.B,.A) dst | Invert dst | XORX(.B,.A) #-1,dst |
| RLAX(.B,.A) dst | Shift left dst arithmetically | ADDX(.B,.A) dst,dst |
| RLCX(.B,.A) dst | Shift left dst logically through carry | ADDCX(.B,.A) dst,dst |
| SBCX(.B,.A) dst | Subtract carry from dst | SUBCX(.B,.A) #0,dst |
| TSTA Rdst | Test Rdst (compare with 0) | CMPA #0,Rdst |
| TSTX(.B,.A) dst | Test dst (compare with 0) | CMPX(.B,.A) #0,dst |
| POPX dst | Pop to dst | MOVX(.B, .A) @SP+,dst |



MSP430X Address Instructions

MSP430X address instructions are instructions that support 20-bit operands but have restricted addressing modes. The addressing modes are restricted to the Register mode and the Immediate mode, except for the MOVA instruction as listed in Table 5-16. Restricting the addressing modes removes the need for the additional extension-word op-code improving code density and execution time. Address instructions should be used any time an MSP430X instruction is needed with the corresponding restricted addressing mode.

Table 5-16. Address Instructions, Operate on 20-Bit Register Data

| Manamania | 0 | On anotion | Status Bits ⁽¹⁾ | | | | |
|-----------|----------------|---|----------------------------|---|---|---|--|
| Mnemonic | Operands | Operation | ٧ | N | Z | С | |
| ADDA | Rsrc,Rdst | Add source to destination register | * | * | * | * | |
| | #imm20,Rdst | | | | | | |
| MOVA | Rsrc,Rdst | Move source to destination | - | _ | - | _ | |
| | #imm20,Rdst | | | | | | |
| | z16(Rsrc),Rdst | | | | | | |
| | EDE,Rdst | | | | | | |
| | &abs20,Rdst | | | | | | |
| | @Rsrc,Rdst | | | | | | |
| | @Rsrc+,Rdst | | | | | | |
| | Rsrc,z16(Rdst) | | | | | | |
| | Rsrc,&abs20 | | | | | | |
| CMPA | Rsrc,Rdst | Compare source to destination register | * | * | * | * | |
| | #imm20,Rdst | | | | | | |
| SUBA | Rsrc,Rdst | Subtract source from destination register | * | * | * | * | |
| | #imm20,Rdst | | | | | | |

^{(1) * =} Status bit is affected.

⁻ = Status bit is not affected.

^{0 =} Status bit is cleared.

^{1 =} Status bit is set.



MSP430X Instruction Execution

The number of CPU clock cycles required for an MSP430X instruction depends on the instruction format and the addressing modes used, not the instruction itself. The number of clock cycles refers to MCLK.

MSP430X Format II (Single-Operand) Instruction Cycles and Lengths

Table 5-17 lists the length and the CPU cycles for all addressing modes of the MSP430X extended single-operand instructions.

Table 5-17. MSP430X Format II Instruction Cycles and Length

| In atmostic a | | Execution | Cycles/Len | gth of Ins | truction (Wo | ords) | |
|---------------|--------|-----------|------------|------------|---------------------|-------|------|
| Instruction | Rn | @Rn | @Rn+ | #N | X(Rn) | EDE | &EDE |
| RRAM | n/1 | _ | - | _ | _ | _ | _ |
| RRCM | n/1 | _ | _ | - | - | - | - |
| RRUM | n/1 | _ | _ | - | - | - | - |
| RLAM | n/1 | _ | _ | - | - | - | - |
| PUSHM | 2+n/1 | _ | _ | - | - | - | - |
| PUSHM.A | 2+2n/1 | _ | _ | - | - | - | - |
| POPM | 2+n/1 | _ | _ | - | - | - | - |
| POPM.A | 2+2n/1 | - | _ | - | - | - | - |
| CALLA | 5/1 | 6/1 | 6/1 | 5/2 | 5 ⁽¹⁾ /2 | 7/2 | 7/2 |
| RRAX(.B) | 1+n/2 | 4/2 | 4/2 | - | 5/3 | 5/3 | 5/3 |
| RRAX.A | 1+n/2 | 6/2 | 6/2 | - | 7/3 | 7/3 | 7/3 |
| RRCX(.B) | 1+n/2 | 4/2 | 4/2 | - | 5/3 | 5/3 | 5/3 |
| RRCX.A | 1+n/2 | 6/2 | 6/2 | - | 7/3 | 7/3 | 7/3 |
| PUSHX(.B) | 4/2 | 4/2 | 4/2 | 4/3 | 5 ⁽¹⁾ /3 | 5/3 | 5/3 |
| PUSHX.A | 5/2 | 6/2 | 6/2 | 5/3 | 7 ⁽¹⁾ /3 | 7/3 | 7/3 |
| POPX(.B) | 3/2 | - | - | - | 5/3 | 5/3 | 5/3 |
| POPX.A | 4/2 | - | - | _ | 7/3 | 7/3 | 7/3 |

⁽¹⁾ Add one cycle when Rn = SP



MSP430X Format I (Double-Operand) Instruction Cycles and Lengths

Table 5-18 lists the length and CPU cycles for all addressing modes of the MSP430X extended Format I instructions.

Table 5-18. MSP430X Format I Instruction Cycles and Length

| Addressing Mode | | No. of | Cycles | Length of Instruction | Examples | | | |
|-----------------|-------------------|------------------|-------------------|-----------------------|-------------------|--|--|--|
| Source | Destination | .B/.W | .A | .B/.W/.A | Examples | | | |
| Rn | Rm ⁽¹⁾ | 2 | 2 | 2 | BITX.B R5,R8 | | | |
| | PC | 4 | 4 | 2 | ADDX R9,PC | | | |
| | x(Rm) | 5 ⁽²⁾ | 7 ⁽³⁾ | 3 | ANDX.A R5,4(R6) | | | |
| | EDE | 5 ⁽²⁾ | 7 ⁽³⁾ | 3 | XORX R8, EDE | | | |
| | &EDE | 5 ⁽²⁾ | 7 ⁽³⁾ | 3 | BITX.W R5, &EDE | | | |
| @Rn | Rm | 3 | 4 | 2 | BITX @R5,R8 | | | |
| | PC | 5 | 6 | 2 | ADDX @R9,PC | | | |
| | x(Rm) | 6 ⁽²⁾ | 9 ⁽³⁾ | 3 | ANDX.A @R5,4(R6) | | | |
| | EDE | 6 ⁽²⁾ | 9 ⁽³⁾ | 3 | XORX @R8,EDE | | | |
| | &EDE | 6 ⁽²⁾ | 9(3) | 3 | BITX.B @R5,&EDE | | | |
| @Rn+ | Rm | 3 | 4 | 2 | BITX @R5+,R8 | | | |
| | PC | 5 | 6 | 2 | ADDX.A @R9+,PC | | | |
| | x(Rm) | 6 ⁽²⁾ | 9 ⁽³⁾ | 3 | ANDX @R5+,4(R6) | | | |
| | EDE | 6 ⁽²⁾ | 9 ⁽³⁾ | 3 | XORX.B @R8+,EDE | | | |
| | &EDE | 6 ⁽²⁾ | 9(3) | 3 | BITX @R5+,&EDE | | | |
| #N | Rm | 3 | 3 | 33 | BITX #20,R8 | | | |
| | PC ⁽⁴⁾ | 4 | 4 | 3 | ADDX.A #FE000h,PC | | | |
| | x(Rm) | 6 ⁽²⁾ | 8 ⁽³⁾ | 4 | ANDX #1234,4(R6) | | | |
| | EDE | 6 ⁽²⁾ | 8 ⁽³⁾ | 4 | XORX #A5A5h, EDE | | | |
| | &EDE | 6 ⁽²⁾ | 8 ⁽³⁾ | 4 | BITX.B #12,&EDE | | | |
| x(Rn) | Rm | 4 | 5 | 3 | BITX 2(R5),R8 | | | |
| | PC ⁽⁴⁾ | 6 | 7 | 3 | SUBX.A 2(R6),PC | | | |
| | TONI | 7 ⁽²⁾ | 10 ⁽³⁾ | 4 | ANDX 4(R7),4(R6) | | | |
| | x(Rm) | 7 ⁽²⁾ | 10 ⁽³⁾ | 4 | XORX.B 2(R6),EDE | | | |
| | &TONI | 7 ⁽²⁾ | 10 ⁽³⁾ | 4 | BITX 8(SP), &EDE | | | |
| EDE | Rm | 4 | 5 | 3 | BITX.B EDE,R8 | | | |
| | PC ⁽⁴⁾ | 6 | 7 | 3 | ADDX.A EDE,PC | | | |
| | TONI | 7 ⁽²⁾ | 10 ⁽³⁾ | 4 | ANDX EDE, 4(R6) | | | |
| | x(Rm) | 7 ⁽²⁾ | 10 ⁽³⁾ | 4 | ANDX EDE, TONI | | | |
| | &TONI | 7 ⁽²⁾ | 10 ⁽³⁾ | 4 | BITX EDE, &TONI | | | |
| &EDE | Rm | 4 | 5 | 3 | BITX &EDE,R8 | | | |
| | PC ⁽⁴⁾ | 6 | 7 | 3 | ADDX.A &EDE,PC | | | |
| | TONI | 7 ⁽²⁾ | 10 ⁽³⁾ | 4 | ANDX.B &EDE,4(R6) | | | |
| | x(Rm) | 7 ⁽²⁾ | 10 ⁽³⁾ | 4 | XORX &EDE, TONI | | | |
| | &TONI | 7 ⁽²⁾ | 10 ⁽³⁾ | 4 | BITX &EDE,&TONI | | | |

Repeat instructions require n+1 cycles, where n is the number of times the instruction is executed. Reduce the cycle count by one for MOV, BIT, and CMP instructions. Reduce the cycle count by two for MOV, BIT, and CMP instructions. Reduce the cycle count by one for MOV, ADD, and SUB instructions.

⁽²⁾



MSP430X Address Instruction Cycles and Lengths

Table 5-19 lists the length and the CPU cycles for all addressing modes of the MSP430X address instructions.

Table 5-19. Address Instruction Cycles and Length

| Addressing Mode | | | on Time Cycles) | | Instruction ords) | |
|-----------------|-------------|-------------|----------------------|------|----------------------|-----------------|
| Source | Destination | MOVA BRA | CMPA ADDA SUBA | MOVA | CMPA ADDA SUBA | Example |
| Rn | Rn | 1 | 1 | 1 | 1 | CMPA R5,R8 |
| | PC | 3 | 3 | 1 | 1 | SUBA R9,PC |
| | x(Rm) | 4 | _ | 2 | _ | MOVA R5,4(R6) |
| | EDE | 4 | _ | 2 | _ | MOVA R8, EDE |
| | &EDE | 4 | - | 2 | _ | MOVA R5, &EDE |
| @Rn | Rm | 3 | - | 1 | _ | MOVA @R5,R8 |
| | PC | 5 | _ | 1 | _ | MOVA @R9,PC |
| @Rn+ | Rm | 3 | _ | 1 | _ | MOVA @R5+,R8 |
| | PC | 5 | _ | 1 | _ | MOVA @R9+,PC |
| #N | Rm | 2 | 3 | 2 | 2 | CMPA #20,R8 |
| | PC | 3 | 3 | 2 | 2 | SUBA #FE000h,PC |
| x(Rn) | Rm | 4 | _ | 2 | _ | MOVA 2(R5),R8 |
| | PC | 6 | _ | 2 | _ | MOVA 2(R6),PC |
| EDE | Rm | 4 | _ | 2 | _ | MOVA EDE, R8 |
| | PC | 6 | _ | 2 | _ | MOVA EDE,PC |
| &EDE | Rm | 4 | _ | 2 | _ | MOVA &EDE, R8 |
| | PC | 6 | _ | 2 | _ | MOVA &EDE,PC |



Instruction Set Description 5.6

Table 5-20 shows all available instructions:

Table 5-20. Instruction Map of MSP430X

| | 000 | 040 | 080 | 0C0 | 100 | 140 | 180 | 1C0 | 200 | 240 | 280 | 2C0 | 300 | 340 | 380 | 3C0 |
|------|-----|-----------|------|-----|-------|------------|-----------|-----------|----------|---------------|------------|-----|------|-----------|-----|-----|
| 0xxx | | | | | MOVA, | CMPA, A | DDA, SL | JBA, RR | CM, RRA | M, RLAM | , RRUM | | | | | |
| 10xx | RRC | RRC. B | SWPB | | RRA | RRA. B | SXT | | PUSH | PUSH .B | CALL | | RETI | CALL A | | |
| 14xx | | | | | | PUS | SHM.A, F | OPM.A, | PUSHM. | W, POPI | /I.W | | | | | |
| 18xx | | | | | | Evtonoior | word fo | r Format | Land Fa | rmat II ins | structions | | | | | |
| 1Cxx | | | | | | EXICIISIOI | i wola lo | i Fullial | i and Fo | IIIIal II III | Structions | • | | | | |
| 20xx | | | | | | | | JNE | JNZ | | | | | | | |
| 24xx | | | | | | | | JE(| Q/JZ | | | | | | | |
| 28xx | | | | | | | | J۱ | NC | | | | | | | |
| 2Cxx | | JC | | | | | | | | | | | | | | |
| 30xx | | JN | | | | | | | | | | | | | | |
| 34xx | | JGE | | | | | | | | | | | | | | |
| 38xx | | | | | | | | | JL | | | | | | | |
| 3Cxx | | | | | | | | JN | MP | | | | | | | |
| 4xxx | | | | | | | | | MOV.B | | | | | | | |
| 5xxx | | | | | | | | ADD, | ADD.B | | | | | | | |
| 6xxx | | | | | | | | | ADDC.B | | | | | | | |
| 7xxx | | | | | | | | SUBC, | SUBC.B | | | | | | | |
| 8xxx | | | | | | | | | SUB.B | | | | | | | |
| 9xxx | | | | | | | | CMP, | CMP.B | | | | | | | |
| Axxx | | | | | | | | DADD, | DADD.B | | | | | | | |
| Bxxx | | | | | | | | BIT, | BIT.B | | | | | | | |
| Cxxx | | | | | | | | BIC, | BIC.B | | | | | | | |
| Dxxx | | | | | | | | BIS, | BIS.B | | | | | | | |
| Exxx | | | | | | | | XOR, | XOR.B | | | | | | | |
| Fxxx | | | | | | | | AND, | AND.B | | | | | | | |



5.6.1 Extended Instruction Binary Descriptions

Detailed MSP430X instruction binary descriptions are shown in the following tables.

| Instruction | I | | uction | n | src or data.19:16 | I | nstru Iden | ıctio tifier | | dst | |
|-------------|-----------|--------|--------|----|-------------------|-------|-----------------|-----------------|---|------------|--------------------|
| | 15 | 15 | | 12 | 11 8 | 7 | | | 4 | 3 0 | |
| MOVA | 0 | 0 | 0 | 0 | src | 0 | 0 | 0 | 0 | dst | MOVA @Rsrc,Rdst |
| | 0 | 0 | 0 | 0 | src | 0 | 0 | 0 | 1 | dst | MOVA @Rsrc+,Rdst |
| | 0 | 0 | 0 | 0 | &abs.19:16 | 0 | 0 | 1 | 0 | dst | MOVA &abs20,Rdst |
| | | | | | &abs | .15:0 |) | | | | |
| | 0 | 0 | 0 | 0 | src | 0 | 0 | 1 | 1 | dst | MOVA x(Rsrc),Rdst |
| | | | | | x.1 | 5:0 | | | | | ±15-bit index x |
| | 0 | 0 | 0 | 0 | src | 0 | 1 | 1 | 0 | &abs.19:16 | MOVA Rsrc,&abs20 |
| | &abs.15:0 | | | | | | | | | | |
| | 0 | 0 | 0 | 0 | src | 0 | 1 | 1 | 1 | dst | MOVA Rsrc, X(Rdst) |
| | | x.15:0 | | | | | ±15-bit index x | | | | |
| | 0 | 0 | 0 | 0 | imm.19:16 | 1 | 0 | 0 | 0 | dst | MOVA #imm20,Rdst |
| | | | | | imm | 15:0 | | | | | |
| CMPA | 0 | 0 | 0 | 0 | imm.19:16 | 1 | 0 | 0 | 1 | dst | CMPA #imm20,Rdst |
| | | | | | imm | 15:0 | | | | | |
| ADDA | 0 | 0 | 0 | 0 | imm.19:16 | 1 | 0 | 1 | 0 | dst | ADDA #imm20,Rdst |
| | | | | | imm | .15:0 | | | | | |
| SUBA | 0 | 0 | 0 | 0 | imm.19:16 | 1 | 0 | 1 | 1 | dst | SUBA #imm20,Rdst |
| | | | | | imm | 15:0 | | | | | |
| AVON | 0 | 0 | 0 | 0 | src | 1 | 1 | 0 | 0 | dst | MOVA Rsrc, Rdst |
| MPA | 0 | 0 | 0 | 0 | src | 1 | 1 | 0 | 1 | dst | CMPA Rsrc, Rdst |
| ADDA | 0 | 0 | 0 | 0 | src | 1 | 1 | 1 | 0 | dst | ADDA Rsrc, Rdst |
| SUBA | 0 | 0 | 0 | 0 | src | 1 | 1 | 1 | 1 | dst | SUBA Rsrc,Rdst |

| Instruction | Instruction Group | | | | Bit Loc. | Ins | t. ID | I | nstru Iden | ıctio tifier | | dst | |
|-------------|----------------------|---|---|----|----------|-----|-------|---|---------------|-----------------|---|-----|----------------|
| | 15 | | | 12 | 11 10 | 9 | 8 | 7 | | | 4 | 3 0 | |
| RRCM.A | 0 | 0 | 0 | 0 | n – 1 | 0 | 0 | 0 | 1 | 0 | 0 | dst | RRCM.A #n,Rdst |
| RRAM.A | 0 | 0 | 0 | 0 | n – 1 | 0 | 1 | 0 | 1 | 0 | 0 | dst | RRAM.A #n,Rdst |
| RLAM.A | 0 | 0 | 0 | 0 | n – 1 | 1 | 0 | 0 | 1 | 0 | 0 | dst | RLAM.A #n,Rdst |
| RRUM.A | 0 | 0 | 0 | 0 | n – 1 | 1 | 1 | 0 | 1 | 0 | 0 | dst | RRUM.A #n,Rdst |
| RRCM.W | 0 | 0 | 0 | 0 | n – 1 | 0 | 0 | 0 | 1 | 0 | 1 | dst | RRCM.W #n,Rdst |
| RRAM.W | 0 | 0 | 0 | 0 | n – 1 | 0 | 1 | 0 | 1 | 0 | 1 | dst | RRAM.W #n,Rdst |
| RLAM.W | 0 | 0 | 0 | 0 | n – 1 | 1 | 0 | 0 | 1 | 0 | 1 | dst | RLAM.W #n,Rdst |
| RRUM.W | 0 | 0 | 0 | 0 | n – 1 | 1 | 1 | 0 | 1 | 0 | 1 | dst | RRUM.W #n,Rdst |



| Instruction | | Instruction Identifier | | | | | | | | | | | | d | st | | |
|-------------|-----------|------------------------|---|----|----|---|---|-----|-------|-----|-----|---|-------------|------------|-------|---|-----------------|
| instruction | 15 | | | 12 | 11 | | | 8 | 7 | 6 | 5 | 4 | 3 | | | 0 | |
| RETI | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| CALLA | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | | d | st | | CALLA Rdst |
| | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | | d | st | | CALLA x(Rdst) |
| | | x.15:0 | | | | | | | | | | | | | | | |
| | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | | d | st | | CALLA @Rdst |
| | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | | d | st | | CALLA @Rdst+ |
| | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 8 | &abs.19:16 | | 6 | CALLA &abs20 |
| | &abs.15:0 | | | | | | | | | | | | | | | | |
| | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | | x.19:16 | | | CALLA EDE |
| | | | | | | | | x.1 | 5:0 | | | | | | | | CALLA x(PC) |
| | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | | imm. | 19:16 | 6 | CALLA #imm20 |
| | | | | | | | | imm | .15:0 | | | | | | | | |
| Reserved | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | х | Х | Х | Х | |
| Reserved | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | Х | Х | Х | Х | Х | х | |
| PUSHM.A | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | | n - | - 1 | | | d | st | | PUSHM.A #n,Rdst |
| PUSHM.W | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | | n - | - 1 | | | d | st | | PUSHM.W #n,Rdst |
| POPM.A | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | | n - | - 1 | | | dst – | n + 1 | 1 | POPM.A #n,Rdst |
| POPM.W | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | | n - | - 1 | | dst - n + 1 | | | 1 | POPM.W #n,Rdst |



5.6.2 MSP430 Instructions

The MSP430 instructions are listed and described on the following pages.

* ADC[.W] Add carry to destination

* ADC.B Add carry to destination

Syntax ADC dst or ADC.W dst

ADC.B dst

Description The carry bit (C) is added to the destination operand. The previous contents of the

destination are lost.

Status Bits N: Set if result is negative, reset if positive

Z: Set if result is zero, reset otherwise

C: Set if dst was incremented from 0FFFh to 0000, reset otherwise Set if dst was incremented from 0FFh to 00, reset otherwise

V: Set if an arithmetic overflow occurs, otherwise reset

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

Example The 16-bit counter pointed to by R13 is added to a 32-bit counter pointed to by R12.

ADD @R13,0(R12) ; Add LSDs

ADC 2(R12) ; Add carry to MSD

Example The 8-bit counter pointed to by R13 is added to a 16-bit counter pointed to by R12.

ADD.B @R13,0(R12) ; Add LSDs

ADC.B 1(R12) ; Add carry to MSD



ADD[.W] Add source word to destination word

ADD.B Add source byte to destination byte

Syntax ADD src, dst or ADD. W src, dst

ADD.B src,dst

Operation $\operatorname{src} + \operatorname{dst} \to \operatorname{dst}$

Description The source operand is added to the destination operand. The previous content of the

destination is lost.

Status Bits N: Set if result is negative (MSB = 1), reset if positive (MSB = 0)

Z: Set if result is zero, reset otherwise

C: Set if there is a carry from the MSB of the result, reset otherwise

V: Set if the result of two positive operands is negative, or if the result of two negative

numbers is positive, reset otherwise

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

Example Ten is added to the 16-bit counter CNTR located in lower 64 K.

ADD.W #10,&CNTR ; Add 10 to 16-bit counter

Example A table word pointed to by R5 (20-bit address in R5) is added to R6. The jump to label

TONI is performed on a carry.

ADD.W @R5,R6 ; Add table word to R6. R6.19:16 = 0

JC TONI ; Jump if carry ... ; No carry

Example A table byte pointed to by R5 (20-bit address) is added to R6. The jump to label TONI is

performed if no carry occurs. The table pointer is auto-incremented by 1. R6.19:8 = 0

ADD.B @R5+,R6 ; Add byte to R6. R5 + 1. R6: 000xxh

JNC TONI ; Jump if no carry ... ; Carry occurred



ADDC[.W] Add source word and carry to destination word
ADDC.B Add source byte and carry to destination byte

Syntax ADDC src,dst or ADDC.W src,dst

ADDC.B src,dst

Operation $\operatorname{src} + \operatorname{dst} + \operatorname{C} \to \operatorname{dst}$

Description The source operand and the carry bit C are added to the destination operand. The

previous content of the destination is lost.

Status Bits N: Set if result is negative (MSB = 1), reset if positive (MSB = 0)

Z: Set if result is zero, reset otherwise

C: Set if there is a carry from the MSB of the result, reset otherwise

V: Set if the result of two positive operands is negative, or if the result of two negative numbers is positive, reset otherwise

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

Example Constant value 15 and the carry of the previous instruction are added to the 16-bit

counter CNTR located in lower 64 K.

ADDC.W #15,&CNTR ; Add 15 + C to 16-bit CNTR

Example A table word pointed to by R5 (20-bit address) and the carry C are added to R6. The

jump to label TONI is performed on a carry. R6.19:16 = 0

ADDC.W @R5,R6 ; Add table word + C to R6
JC TONI ; Jump if carry
... ; No carry

Example A table byte pointed to by R5 (20-bit address) and the carry bit C are added to R6. The

jump to label TONI is performed if no carry occurs. The table pointer is auto-incremented

by 1. R6.19:8 = 0

ADDC.B @R5+,R6 ; Add table byte + C to R6. R5 + 1
JNC TONI ; Jump if no carry
... ; Carry occurred



AND[.W] Logical AND of source word with destination word

AND.B Logical AND of source byte with destination byte

Syntax AND src, dst or AND. W src, dst

AND.B src,dst

Operation src .and. $dst \rightarrow dst$

Description The source operand and the destination operand are logically ANDed. The result is

placed into the destination. The source operand is not affected.

Status Bits N: Set if result is negative (MSB = 1), reset if positive (MSB = 0)

Z: Set if result is zero, reset otherwise

C: Set if the result is not zero, reset otherwise. C = (.not. Z)

V: Reset

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

Example The bits set in R5 (16-bit data) are used as a mask (AA55h) for the word TOM located in

the lower 64 K. If the result is zero, a branch is taken to label TONI. R5.19:16 = 0

MOV #AA55h,R5 ; Load 16-bit mask to R5
AND R5,&TOM ; TOM .and. R5 -> TOM
JZ TONI ; Jump if result 0
... ; Result > 0

or shorter:

AND #AA55h,&TOM ; TOM .and. AA55h -> TOM JZ TONI ; Jump if result 0

Example A table byte pointed to by R5 (20-bit address) is logically ANDed with R6. R5 is

incremented by 1 after the fetching of the byte. R6.19:8 = 0

AND.B @R5+,R6 ; AND table byte with R6. R5 + 1



BIC[.W] Clear bits set in source word in destination word BIC.B Clear bits set in source byte in destination byte

Syntax BIC src,dst or BIC.W src,dst

BIC.B src,dst

Operation (.not. src) .and. $dst \rightarrow dst$

Description The inverted source operand and the destination operand are logically ANDed. The

result is placed into the destination. The source operand is not affected.

Status Bits N: Not affected

Z: Not affectedC: Not affectedV: Not affected

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

Example The bits 15:14 of R5 (16-bit data) are cleared. R5.19:16 = 0

BIC #0C000h,R5 ; Clear R5.19:14 bits

Example A table word pointed to by R5 (20-bit address) is used to clear bits in R7. R7.19:16 = 0

BIC.W @R5,R7 ; Clear bits in R7 set in @R5

Example A table byte pointed to by R5 (20-bit address) is used to clear bits in Port1.

BIC.B @R5,&P1OUT ; Clear I/O port P1 bits set in @R5



BIS[.W] Set bits set in source word in destination word
BIS.B Set bits set in source byte in destination byte

Syntax BIS src,dst or BIS.W src,dst

BIS.B src, dst

Operation $\operatorname{src.or.dst} \to \operatorname{dst}$

Description The source operand and the destination operand are logically ORed. The result is placed

into the destination. The source operand is not affected.

Status Bits N: Not affected

Z: Not affectedC: Not affectedV: Not affected

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

Example Bits 15 and 13 of R5 (16-bit data) are set to one. R5.19:16 = 0

BIS #A000h,R5 ; Set R5 bits

Example A table word pointed to by R5 (20-bit address) is used to set bits in R7. R7.19:16 = 0

BIS.W @R5,R7 ; Set bits in R7

Example A table byte pointed to by R5 (20-bit address) is used to set bits in Port1. R5 is

incremented by 1 afterwards.

BIS.B @R5+,&P10UT ; Set I/O port P1 bits. R5 + 1



BIT[.W] Test bits set in source word in destination word Test bits set in source byte in destination byte BIT.B

Syntax BIT src, dst or BIT.W src, dst

BIT.B src,dst

Operation src .and. dst

Description The source operand and the destination operand are logically ANDed. The result affects

only the status bits in SR.

Register mode: the register bits Rdst.19:16 (.W) resp. Rdst. 19:8 (.B) are not cleared!

Status Bits Set if result is negative (MSB = 1), reset if positive (MSB = 0)

> Z: Set if result is zero, reset otherwise

C: Set if the result is not zero, reset otherwise. C = (.not. Z)

V: Reset

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

Example Test if one (or both) of bits 15 and 14 of R5 (16-bit data) is set. Jump to label TONI if this

is the case. R5.19:16 are not affected.

#C000h,R5 ; Test R5.15:14 bits BIT

JNZ TONI ; At least one bit is set in R5

; Both bits are reset . . .

Example A table word pointed to by R5 (20-bit address) is used to test bits in R7. Jump to label

TONI if at least one bit is set. R7.19:16 are not affected.

BIT.W @R5,R7 ; Test bits in R7

TONI ; At least one bit is set JC

; Both are reset . . .

Example A table byte pointed to by R5 (20-bit address) is used to test bits in output Port1. Jump

to label TONI if no bit is set. The next table byte is addressed.

BIT.B @R5+,&P10UT ; Test I/O port P1 bits. R5 + 1 JNC TONI ; No corresponding bit is set ; At least one bit is set . . .



* BR, BRANCH Branch to destination in lower 64K address space

Description An unconditional branch is taken to an address anywhere in the lower 64K address

space. All source addressing modes can be used. The branch instruction is a word

instruction.

Status Bits Status bits are not affected.

Example Examples for all addressing modes are given.

BR #EXEC ; Branch to label EXEC or direct branch (e.g. #0A4h) ; Core instruction MOV @PC+,PC BR EXEC ; Branch to the address contained in EXEC ; Core instruction MOV X(PC),PC ; Indirect address ; Branch to the address contained in absolute BR &EXEC ; address EXEC ; Core instruction MOV X(0),PC ; Indirect address BR R5 ; Branch to the address contained in R5 ; Core instruction MOV R5,PC ; Indirect R5 BR @R5 ; Branch to the address contained in the word ; pointed to by R5. ; Core instruction MOV @R5,PC ; Indirect, indirect R5 BR @R5+ ; Branch to the address contained in the word pointed ; to by R5 and increment pointer in R5 afterwards. ; The next time-S/W flow uses R5 pointer-it can ; alter program execution due to access to ; next address in a table pointed to by R5 ; Core instruction MOV @R5,PC ; Indirect, indirect R5 with autoincrement ; Branch to the address contained in the address BR X(R5) ; pointed to by R5 + X (e.g. table with address ; starting at X). X can be an address or a label

; Core instruction MOV X(R5),PC
; Indirect, indirect R5 + X



CALL Call a subroutine in lower 64 K

Syntax CALL dst

Operation $dst \rightarrow PC$ 16-bit dst is evaluated and stored

 $SP - 2 \rightarrow SP$

PC → @SP updated PC with return address to TOS

tmp → PC saved 16-bit dst to PC

Description A subroutine call is made from an address in the lower 64 K to a subroutine address in

the lower 64 K. All seven source addressing modes can be used. The call instruction is a

word instruction. The return is made with the RET instruction.

Status Bits Status bits are not affected.

PC.19:16 cleared (address in lower 64 K)

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

Examples Examples for all addressing modes are given.

Immediate Mode: Call a subroutine at label EXEC (lower 64 K) or call directly to address.

CALL #EXEC ; Start address EXEC CALL #0AA04h ; Start address 0AA04h

Symbolic Mode: Call a subroutine at the 16-bit address contained in address EXEC.

EXEC is located at the address (PC + X) where X is within PC + 32 K.

CALL EXEC ; Start address at @EXEC. z16(PC)

Absolute Mode: Call a subroutine at the 16-bit address contained in absolute address

EXEC in the lower 64 K.

CALL &EXEC ; Start address at @EXEC

Register mode: Call a subroutine at the 16-bit address contained in register R5.15:0.

CALL R5 ; Start address at R5

Indirect Mode: Call a subroutine at the 16-bit address contained in the word pointed to by

register R5 (20-bit address).

CALL @R5 ; Start address at @R5



* CLR[.W] Clear destination
* CLR.B Clear destination

Syntax CLR dst or CLR.W dst

CLR.B dst

Emulation MOV #0, dst

MOV.B #0,dst

Description The destination operand is cleared.

Status Bits Status bits are not affected.

Example RAM word TONI is cleared.

CLR TONI ; 0 -> TONI

Example Register R5 is cleared.

CLR R5

Example RAM byte TONI is cleared.

CLR.B TONI ; 0 -> TONI



* CLRC Clear carry bit

Description The carry bit (C) is cleared. The clear carry instruction is a word instruction.

Status Bits N: Not affected

Z: Not affectedC: ClearedV: Not affected

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

Example The 16-bit decimal counter pointed to by R13 is added to a 32-bit counter pointed to by

R12.

CLRC ; C=0: defines start

DADD @R13,0(R12) ; add 16-bit counter to low word of 32-bit counter

DADC 2(R12) ; add carry to high word of 32-bit counter



* CLRN Clear negative bit

or

(.NOT.src .AND. $dst \rightarrow dst$)

Emulation BIC #4,SR

Description The constant 04h is inverted (0FFFBh) and is logically ANDed with the destination

operand. The result is placed into the destination. The clear negative bit instruction is a

word instruction.

Status Bits N: Reset to 0

Z: Not affectedC: Not affectedV: Not affected

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

Example The negative bit in the SR is cleared. This avoids special treatment with negative

numbers of the subroutine called.

CLRN

CALL SUBR

• • • • • •

.

SUBR JN SUBRET ; If input is negative: do nothing and return

.

SUBRET RET



* CLRZ Clear zero bit

or

(.NOT.src .AND. $dst \rightarrow dst$)

Emulation BIC #2,SR

Description The constant 02h is inverted (0FFFDh) and logically ANDed with the destination

operand. The result is placed into the destination. The clear zero bit instruction is a word

instruction.

Status Bits N: Not affected

Z: Reset to 0C: Not affectedV: Not affected

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

Example The zero bit in the SR is cleared.

CLRZ

Indirect, Auto-Increment mode: Call a subroutine at the 16-bit address contained in the word pointed to by register R5 (20-bit address) and increment the 16-bit address in R5 afterwards by 2. The next time the software uses R5 as a pointer, it can alter the program execution due to access to the next word address in the table pointed to by R5.

CALL @R5+ ; Start address at @R5. R5 + 2

Indexed mode: Call a subroutine at the 16-bit address contained in the 20-bit address pointed to by register (R5 + X), e.g., a table with addresses starting at X. The address is within the lower 64 KB. X is within +32 KB.

CALL X(R5) ; Start address at @(R5+X). z16(R5)



CMP[.W] Compare source word and destination wordCMP.B Compare source byte and destination byte

Syntax CMP src,dst or CMP.W src,dst

CMP.B src,dst

Operation (.not.src) + 1 + dst

or

dst - src

Emulation BIC #2,SR

Description The source operand is subtracted from the destination operand. This is made by adding

the 1s complement of the source + 1 to the destination. The result affects only the status

bits in SR.

Register mode: the register bits Rdst.19:16 (.W) resp. Rdst. 19:8 (.B) are not cleared.

Status Bits N: Set if result is negative (src > dst), reset if positive (src = dst)

Z: Set if result is zero (src = dst), reset otherwise (src \neq dst)

C: Set if there is a carry from the MSB, reset otherwise

V: Set if the subtraction of a negative source operand from a positive destination operand delivers a negative result, or if the subtraction of a positive source operand from a negative destination operand delivers a positive result, reset otherwise (no

overflow).

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

Example Compare word EDE with a 16-bit constant 1800h. Jump to label TONI if EDE equals the

constant. The address of EDE is within PC + 32 K.

CMP #01800h,EDE ; Compare word EDE with 1800h

JEQ TONI ; EDE contains 1800h

... ; Not equal

Example A table word pointed to by (R5 + 10) is compared with R7. Jump to label TONI if R7

contains a lower, signed 16-bit number. R7.19:16 is not cleared. The address of the

source operand is a 20-bit address in full memory range.

CMP.W 10(R5),R7 ; Compare two signed numbers

JL TONI ; R7 < 10(R5) ... ; R7 >= 10(R5)

Example A table byte pointed to by R5 (20-bit address) is compared to the value in output Port1.

Jump to label TONI if values are equal. The next table byte is addressed.

CMP.B @R5+,&P1OUT ; Compare P1 bits with table. R5 + 1

; Equal contents

... ; Not equal

TONI

JEO



* DADC[.W] Add carry decimally to destination
* DADC.B Add carry decimally to destination

Syntax DADC dst or DADC.W dst

DADC.B dst

Operation $dst + C \rightarrow dst (decimally)$

Emulation DADD #0,dst DADD.B #0,dst

Description The carry bit (C) is added decimally to the destination.

Status Bits N: Set if MSB is 1

Z: Set if dst is 0, reset otherwise

Set if destination increments from 9999 to 0000, reset otherwise
 Set if destination increments from 99 to 00, reset otherwise

V: Undefined

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

Example The four-digit decimal number contained in R5 is added to an eight-digit decimal number

pointed to by R8.

CLRC ; Reset carry

; next instruction's start condition is defined

DADD R5,0(R8) ; Add LSDs + C DADC 2(R8) ; Add carry to MSD

Example The two-digit decimal number contained in R5 is added to a four-digit decimal number

pointed to by R8.

CLRC ; Reset carry

; next instruction's start condition is defined

DADD.B R5,0(R8) ; Add LSDs + C
DADC 1(R8) ; Add carry to MSDs



* **DADD[.W]** Add source word and carry decimally to destination word * **DADD.B** Add source byte and carry decimally to destination byte

Syntax DADD src,dst or DADD.W src,dst

DADD.B src,dst

Operation $\operatorname{src} + \operatorname{dst} + \operatorname{C} \to \operatorname{dst} (\operatorname{decimally})$

Description The source operand and the destination operand are treated as two (.B) or four (.W)

binary coded decimals (BCD) with positive signs. The source operand and the carry bit C are added decimally to the destination operand. The source operand is not affected. The previous content of the destination is lost. The result is not defined for non-BCD

revious content of the destination is lost. The result is not defined for

numbers.

Status Bits N: Set if MSB of result is 1 (word > 7999h, byte > 79h), reset if MSB is 0

Z: Set if result is zero, reset otherwise

C: Set if the BCD result is too large (word > 9999h, byte > 99h), reset otherwise

V: Undefined

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

Example Decimal 10 is added to the 16-bit BCD counter DECCNTR.

```
DADD #10h,&DECCNTR ; Add 10 to 4-digit BCD counter
```

Example

The eight-digit BCD number contained in 16-bit RAM addresses BCD and BCD+2 is added decimally to an eight-digit BCD number contained in R4 and R5 (BCD+2 and R5 contain the MSDs). The carry C is added, and cleared.

```
CLRC ; Clear carry

DADD.W &BCD,R4 ; Add LSDs. R4.19:16 = 0

DADD.W &BCD+2,R5 ; Add MSDs with carry. R5.19:16 = 0

JC OVERFLOW ; Result >9999,9999: go to error routine
... ; Result ok
```

Example

The two-digit BCD number contained in word BCD (16-bit address) is added decimally to a two-digit BCD number contained in R4. The carry C is added, also. R4.19:8 = 0CLRC; Clear carryDADD.B &BCD,R4; Add BCD to R4 decimally. R4: 0,00ddh

```
CLRC ; Clear carry
DADD.B &BCD,R4 ; Add BCD to R4 decimally.
R4: 0,00ddh
```



* DEC[.W] Decrement destination * DEC.B Decrement destination **Syntax** DEC dst or DEC.W dst DEC.B dst

Operation $dst - 1 \rightarrow dst$ **Emulation** SUB #1,dst SUB.B #1,dst

Description The destination operand is decremented by one. The original contents are lost.

Status Bits Set if result is negative, reset if positive

> Z: Set if dst contained 1, reset otherwise

C: Reset if dst contained 0, set otherwise

Set if an arithmetic overflow occurs, otherwise reset.

Set if initial value of destination was 08000h, otherwise reset.

Set if initial value of destination was 080h, otherwise reset.

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

Example R10 is decremented by 1.

```
DEC
        R10
                             ; Decrement R10
```

- ; Move a block of 255 bytes from memory location starting with EDE to
- ; memory location starting with TONI. Tables should not overlap: start of
- ; destination address TONI must not be within the range EDE to EDE+0FEh

MOV #EDE,R6 MOV #510,R10

L\$1 MOV @R6+,TONI-EDE-1(R6)

> DEC R10 JNZ L\$1

> > Do not transfer tables using the routine above with the overlap shown in Figure 5-36.




Figure 5-36. Decrement Overlap



* DECD[.W] **Double-decrement destination** * DECD.B Double-decrement destination **Syntax** DECD dst or DECD.W dst

DECD.B dst

Operation $dst - 2 \rightarrow dst$ **Emulation** SUB #2,dst

SUB.B #2,dst

The destination operand is decremented by two. The original contents are lost. **Description Status Bits**

Set if result is negative, reset if positive

Z: Set if dst contained 2, reset otherwise

C: Reset if dst contained 0 or 1, set otherwise

Set if an arithmetic overflow occurs, otherwise reset

Set if initial value of destination was 08001 or 08000h, otherwise reset

Set if initial value of destination was 081 or 080h, otherwise reset

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

Example R10 is decremented by 2.

```
DECD
         R10
                           ; Decrement R10 by two
```

- ; Move a block of 255 bytes from memory location starting with EDE to
- ; memory location starting with TONI.
- ; Tables should not overlap: start of destination address TONI must not
- ; be within the range EDE to EDE+0FEh

MOV #EDE,R6 VOM #255,R10

L\$1 MOV.B @R6+,TONI-EDE-2(R6)

> DECD R10 JNZ L\$1

Example Memory at location LEO is decremented by two.

DECD.B LEO ; Decrement MEM(LEO)

Decrement status byte STATUS by two

DECD.B STATUS



* **DINT** Disable (general) interrupts

or

(0FFF7h .AND. SR \rightarrow SR / .NOT.src .AND. dst \rightarrow dst)

Emulation BIC #8, SR

Description All interrupts are disabled.

The constant 08h is inverted and logically ANDed with the SR. The result is placed into

the SR.

Status Bits Status bits are not affected.

Mode Bits GIE is reset. OSCOFF and CPUOFF are not affected.

Example The general interrupt enable (GIE) bit in the SR is cleared to allow a nondisrupted move

of a 32-bit counter. This ensures that the counter is not modified during the move by any

interrupt.

DINT ; All interrupt events using the GIE bit are disabled

NOP

MOV COUNTHI, R5 ; Copy counter

MOV COUNTLO, R6

EINT ; All interrupt events using the GIE bit are enabled

Note: Disable interrupt

If any code sequence needs to be protected from interruption, DINT should be executed at least one instruction before the beginning of the uninterruptible sequence, or it should be followed by a NOP instruction.



* **EINT** Enable (general) interrupts

or

(0008h .OR. SR \rightarrow SR / .src .OR. dst \rightarrow dst)

Emulation BIS #8,SR

Description All interrupts are enabled.

The constant #08h and the SR are logically ORed. The result is placed into the SR.

Status Bits Status bits are not affected.

Mode Bits GIE is set. OSCOFF and CPUOFF are not affected.

Example The general interrupt enable (GIE) bit in the SR is set.

PUSH.B &P1IN

BIC.B @SP,&P1IFG ; Reset only accepted flags

EINT ; Preset port 1 interrupt flags stored on stack

; other interrupts are allowed

BIT #Mask,@SP

JEQ MaskOK ; Flags are present identically to mask: jump

.

MaskOK BIC #Mask,@SP

• • • • •

INCD SP ; Housekeeping: inverse to PUSH instruction

; at the start of interrupt subroutine. Corrects

; the stack pointer.

RETI

Note: Enable interrupt

The instruction following the enable interrupt instruction (EINT) is always executed, even if an interrupt service request is pending when the interrupts are enabled.



* INC[.W] Increment destination * INC.B Increment destination **Syntax** INC dst or INC.W dst

INC.B dst

Operation $dst + 1 \rightarrow dst$ **Emulation** ADD #1,dst

Description The destination operand is incremented by one. The original contents are lost.

Status Bits Set if result is negative, reset if positive

> Z: Set if dst contained 0FFFFh, reset otherwise Set if dst contained 0FFh, reset otherwise C: Set if dst contained 0FFFFh, reset otherwise Set if dst contained 0FFh, reset otherwise

> V: Set if dst contained 07FFFh, reset otherwise Set if dst contained 07Fh, reset otherwise

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

Example The status byte, STATUS, of a process is incremented. When it is equal to 11, a branch

to OVFL is taken.

INC.B STATUS CMP.B #11,STATUS

JEQ



* INCD[.W] Double-increment destination
* INCD.B Double-increment destination
Syntax INCD dst or INCD.W dst

INCD.B dst

Operation $dst + 2 \rightarrow dst$ **Emulation** ADD #2, dst

Description The destination operand is incremented by two. The original contents are lost.

Status Bits N: Set if result is negative, reset if positive

Z: Set if dst contained 0FFFEh, reset otherwise Set if dst contained 0FEh, reset otherwise

C: Set if dst contained 0FFFEh or 0FFFFh, reset otherwise Set if dst contained 0FEh or 0FFh, reset otherwise

V: Set if dst contained 07FFEh or 07FFFh, reset otherwise Set if dst contained 07Eh or 07Fh, reset otherwise

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

Example The item on the top of the stack (TOS) is removed without using a register.

PUSH R5; R5 is the result of a calculation, which is stored

; in the system stack

INCD SP ; Remove TOS by double-increment from stack

; Do not use INCD.B, SP is a word-aligned register

RET

Example The byte on the top of the stack is incremented by two.

INCD.B 0(SP) ; Byte on TOS is increment by two



* INV[.W] Invert destination
* INV.B Invert destination

Syntax INV dst or INV.W dst

INV.B dst

Emulation XOR #0FFFFh,dst

XOR.B #0FFh,dst

Description The destination operand is inverted. The original contents are lost.

Status Bits N: Set if result is negative, reset if positive

Z: Set if dst contained 0FFFh, reset otherwise Set if dst contained 0FFh, reset otherwise

C: Set if result is not zero, reset otherwise (= .NOT. Zero)

V: Set if initial destination operand was negative, otherwise reset

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

Example Content of R5 is negated (2s complement).

MOV #00AEh,R5 ; R5 = 000AEh
INV R5 ; Invert R5, R5 = 0FF51h
INC R5 ; R5 is now negated, R5 = 0FF52h

Example Content of memory byte LEO is negated.

MOV.B #0AEh,LEO ; MEM(LEO) = 0AEh
INV.B LEO ; Invert LEO, MEM(LEO) = 051h
INC.B LEO ; MEM(LEO) is negated, MEM(LEO) = 052h



JC Jump if carry

JHS Jump if higher or same (unsigned)

Syntax JC label

JHS label

Operation If C = 1: $PC + (2 \times Offset) \rightarrow PC$

If C = 0: execute the following instruction

Description The carry bit C in the SR is tested. If it is set, the signed 10-bit word offset contained in

the instruction is multiplied by two, sign extended, and added to the 20-bit PC. This means a jump in the range –511 to +512 words relative to the PC in the full memory

range. If C is reset, the instruction after the jump is executed.

JC is used for the test of the carry bit C.

JHS is used for the comparison of unsigned numbers.

Status Bits Status bits are not affected

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

Example The state of the port 1 pin P1IN.1 bit defines the program flow.

```
BIT.B #2,&P1IN ; Port 1, bit 1 set? Bit -> C

JC Label1 ; Yes, proceed at Label1

... ; No, continue
```

Example If $R5 \ge R6$ (unsigned), the program continues at Label2.

```
CMP R6,R5 ; Is R5 \Rightarrow R6? Info to C JHS Label2 ; Yes, C = 1 ... ; No, R5 < R6. Continue
```

Example If $R5 \ge 12345h$ (unsigned operands), the program continues at Label2.

```
CMPA #12345h,R5 ; Is R5 >= 12345h? Info to C
JHS Label2 ; Yes, 12344h < R5 <= F,FFFFh. C = 1
... ; No, R5 < 12345h. Continue</pre>
```



JEQ Jump if equal
JZ Jump if zero
Syntax JEQ label
JZ label

Operation If Z = 1: PC + $(2 \times Offset) \rightarrow PC$

If Z = 0: execute following instruction

Description The zero bit Z in the SR is tested. If it is set, the signed 10-bit word offset contained in

the instruction is multiplied by two, sign extended, and added to the 20-bit PC. This means a jump in the range –511 to +512 words relative to the PC in the full memory

range. If Z is reset, the instruction after the jump is executed.

JZ is used for the test of the zero bit Z. JEQ is used for the comparison of operands.

Status Bits Status bits are not affected

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

Example The state of the P2IN.0 bit defines the program flow.

BIT.B #1,&P2IN ; Port 2, bit 0 reset?

JZ Labell ; Yes, proceed at Label1

... ; No, set, continue

Example If R5 = 15000h (20-bit data), the program continues at Label2.

CMPA #15000h,R5 ; Is R5 = 15000h? Info to SR JEQ Label2 ; Yes, R5 = 15000h. Z = 1

... ; No, R5 not equal 15000h. Continue

Example R7 (20-bit counter) is incremented. If its content is zero, the program continues at

Label4.

ADDA #1,R7 ; Increment R7

JZ Label4 ; Zero reached: Go to Label4
... ; R7 not equal 0. Continue here.



JGE Jump if greater or equal (signed)

Syntax JGE label

Operation If (N .xor. V) = 0: PC + $(2 \times Offset) \rightarrow PC$

If (N . xor. V) = 1: execute following instruction

Description The negative bit N and the overflow bit V in the SR are tested. If both bits are set or both

are reset, the signed 10-bit word offset contained in the instruction is multiplied by two, sign extended, and added to the 20-bit PC. This means a jump in the range -511 to +512 words relative to the PC in full Memory range. If only one bit is set, the instruction after

the jump is executed.

JGE is used for the comparison of signed operands: also for incorrect results due to

overflow, the decision made by the JGE instruction is correct.

Note that JGE emulates the nonimplemented JP (jump if positive) instruction if used after the instructions AND, BIT, RRA, SXTX, and TST. These instructions clear the V bit.

Status Bits Status bits are not affected.

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

Example If byte EDE (lower 64 K) contains positive data, go to Label1. Software can run in the full

memory range.

```
TST.B &EDE ; Is EDE positive? V <- 0

JGE Labell ; Yes, JGE emulates JP

... ; No, 80h <= EDE <= FFh
```

Example If the content of R6 is greater than or equal to the memory pointed to by R7, the program

continues a Label5. Signed data. Data and program in full memory range.

Example If R5 ≥ 12345h (signed operands), the program continues at Label2. Program in full

memory range.

```
CMPA #12345h,R5 ; Is R5 >= 12345h?

JGE Label2 ; Yes, 12344h < R5 <= 7FFFFh

... ; No, 80000h <= R5 < 12345h
```



JL Jump if less (signed)

Syntax JL label

Operation If (N .xor. V) = 1: PC + $(2 \times Offset) \rightarrow PC$

If $(N \cdot xor. V) = 0$: execute following instruction

Description The negative bit N and the overflow bit V in the SR are tested. If only one is set, the

signed 10-bit word offset contained in the instruction is multiplied by two, sign extended, and added to the 20-bit PC. This means a jump in the range –511 to +512 words relative

to the PC in full memory range. If both bits N and V are set or both are reset, the

instruction after the jump is executed.

JL is used for the comparison of signed operands: also for incorrect results due to

overflow, the decision made by the JL instruction is correct.

Status Bits Status bits are not affected.

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

Example If byte EDE contains a smaller, signed operand than byte TONI, continue at Label1. The

address EDE is within PC \pm 32 K.

CMP.B &TONI, EDE ; IS EDE < TONI

JL Label1 ; Yes

... ; No, TONI <= EDE

Example If the signed content of R6 is less than the memory pointed to by R7 (20-bit address), the

program continues at Label5. Data and program in full memory range.

Example If R5 < 12345h (signed operands), the program continues at Label2. Data and program

in full memory range.

CMPA #12345h,R5 ; Is R5 < 12345h?

JL Label2 ; Yes, 80000h =< R5 < 12345h
... ; No, 12344h < R5 <= 7FFFFh</pre>



JMP Jump unconditionally

Syntax JMP label

Operation $PC + (2 \times Offset) \rightarrow PC$

Description The signed 10-bit word offset contained in the instruction is multiplied by two, sign

extended, and added to the 20-bit PC. This means an unconditional jump in the range -511 to +512 words relative to the PC in the full memory. The JMP instruction may be

used as a BR or BRA instruction within its limited range relative to the PC.

Status Bits Status bits are not affected

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

Example The byte STATUS is set to 10. Then a jump to label MAINLOOP is made. Data in lower

64 K, program in full memory range.

MOV.B #10,&STATUS ; Set STATUS to 10 JMP MAINLOOP ; Go to main loop

Example The interrupt vector TAIV of Timer_A3 is read and used for the program flow. Program in

full memory range, but interrupt handlers always starts in lower 64 K.

ADD &TAIV,PC ; Add Timer_A interrupt vector to PC
RETI ; No Timer_A interrupt pending
JMP IHCCR1 ; Timer block 1 caused interrupt
JMP IHCCR2 ; Timer block 2 caused interrupt

RETI ; No legal interrupt, return



JN Jump if negative

Syntax JN label

Operation If N = 1: PC + $(2 \times Offset) \rightarrow PC$

If N = 0: execute following instruction

Description The negative bit N in the SR is tested. If it is set, the signed 10-bit word offset contained

> in the instruction is multiplied by two, sign extended, and added to the 20-bit program PC. This means a jump in the range -511 to +512 words relative to the PC in the full

memory range. If N is reset, the instruction after the jump is executed.

Status Bits Status bits are not affected.

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

Example The byte COUNT is tested. If it is negative, program execution continues at Label0. Data

in lower 64 K, program in full memory range.

```
TST.B
        &COUNT
                    ; Is byte COUNT negative?
JN
        Label0
                    ; Yes, proceed at Label0
                    ; COUNT >= 0
. . .
```

Example R6 is subtracted from R5. If the result is negative, program continues at Label2. Program

in full memory range.

```
SUB
        R6,R5
                   ; R5 - R6 -> R5
JN
        Label2
                   ; R5 is negative: R6 > R5 (N = 1)
                   ; R5 >= 0. Continue here.
```

Example R7 (20-bit counter) is decremented. If its content is below zero, the program continues at

Label4. Program in full memory range.

```
#1,R7
                   ; Decrement R7
SUBA
JN
        Label4
                   ; R7 < 0: Go to Label4
                   ; R7 >= 0. Continue here.
```



JNC Jump if no carry

JLO Jump if lower (unsigned)

Syntax JNC label

JLO label

Operation If C = 0: $PC + (2 \times Offset) \rightarrow PC$

If C = 1: execute following instruction

Description The carry bit C in the SR is tested. If it is reset, the signed 10-bit word offset contained in

the instruction is multiplied by two, sign extended, and added to the 20-bit PC. This means a jump in the range –511 to +512 words relative to the PC in the full memory

range. If C is set, the instruction after the jump is executed.

JNC is used for the test of the carry bit C.

JLO is used for the comparison of unsigned numbers.

Status Bits Status bits are not affected.

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

Example If byte EDE < 15, the program continues at Label2. Unsigned data. Data in lower 64 K,

program in full memory range.

CMP.B #15,&EDE ; Is EDE < 15? Info to C
JLO Label2 ; Yes, EDE < 15. C = 0
... ; No, EDE >= 15. Continue

Example The word TONI is added to R5. If no carry occurs, continue at Label0. The address of

TONI is within PC \pm 32 K.

ADD TONI,R5 ; TONI + R5 -> R5. Carry -> C

JNC Label0 ; No carry

... ; Carry = 1: continue here



JNZ Jump if not zero
JNE Jump if not equal
Syntax JNZ label

JNE label

Operation If Z = 0: PC + $(2 \times Offset) \rightarrow PC$

If Z = 1: execute following instruction

Description The zero bit Z in the SR is tested. If it is reset, the signed 10-bit word offset contained in

the instruction is multiplied by two, sign extended, and added to the 20-bit PC. This means a jump in the range –511 to +512 words relative to the PC in the full memory

range. If Z is set, the instruction after the jump is executed.

JNZ is used for the test of the zero bit Z. JNE is used for the comparison of operands.

Status Bits Status bits are not affected.

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

Example The byte STATUS is tested. If it is not zero, the program continues at Label3. The

address of STATUS is within PC \pm 32 K.

TST.B STATUS ; Is STATUS = 0?

JNZ Label3 ; No, proceed at Label3

... ; Yes, continue here

Example If word EDE ≠ 1500, the program continues at Label2. Data in lower 64 K, program in full

memory range.

CMP #1500,&EDE ; Is EDE = 1500? Info to SR
JNE Label2 ; No, EDE not equal 1500.
... ; Yes, R5 = 1500. Continue

Example R7 (20-bit counter) is decremented. If its content is not zero, the program continues at

Label4. Program in full memory range.

SUBA #1,R7 ; Decrement R7

JNZ Label4 ; Zero not reached: Go to Label4 ... ; Yes, R7 = 0. Continue here.



MOV[.W]Move source word to destination wordMOV.BMove source byte to destination byteSyntaxMOV src, dst or MOV.W src, dst

MOV.B src,dst

Operation sr

 $src \rightarrow dst$

Description

The source operand is copied to the destination. The source operand is not affected.

Status Bits N:

Z: Not affectedC: Not affectedV: Not affected

Not affected

Mode Bits

OSCOFF, CPUOFF, and GIE are not affected.

Example

Move a 16-bit constant 1800h to absolute address-word EDE (lower 64 K)

MOV #01800h,&EDE ; Move 1800h to EDE

Example

The contents of table EDE (word data, 16-bit addresses) are copied to table TOM. The length of the tables is 030h words. Both tables reside in the lower 64 K.

```
MOV #EDE,R10 ; Prepare pointer (16-bit address)

Loop MOV @R10+,TOM-EDE-2(R10) ; R10 points to both tables.
; R10+2

CMP #EDE+60h,R10 ; End of table reached?

JLO Loop ; Not yet
... ; Copy completed
```

Example

The contents of table EDE (byte data, 16-bit addresses) are copied to table TOM. The length of the tables is 020h bytes. Both tables may reside in full memory range, but must be within R10 \pm 32 K.

```
#EDE, R10
       MOVA
                                        ; Prepare pointer (20-bit)
       MOV
               #20h,R9
                                        ; Prepare counter
       MOV.B
               @R10+,TOM-EDE-1(R10)
                                       ; R10 points to both tables.
Loop
                                        ; R10+1
       DEC
               R9
                                        ; Decrement counter
       JNZ
               Loop
                                        ; Not yet done
                                        ; Copy completed
       . . .
```



* NOP No operation

Syntax NOP Operation None

Emulation MOV #0, R3

Description No operation is performed. The instruction may be used for the elimination of instructions

during the software check or for defined waiting times.

Status Bits Status bits are not affected.



* POP[.W] Pop word from stack to destination
* POP.B Pop byte from stack to destination

Syntax POP dst

POP.B dst

Operation $@SP \rightarrow temp$

 $SP + 2 \rightarrow SP$ temp \rightarrow dst

Emulation MOV @SP+, dst or MOV.W @SP+, dst

MOV.B@SP+,dst

Description The stack location pointed to by the SP (TOS) is moved to the destination. The SP is

incremented by two afterwards.

Status Bits Status bits are not affected.

Example The contents of R7 and the SR are restored from the stack.

POP R7 ; Restore R7

POP SR ; Restore status register

Example The contents of RAM byte LEO is restored from the stack.

POP.B LEO ; The low byte of the stack is moved to LEO.

Example The contents of R7 is restored from the stack.

```
POP.B R7; The low byte of the stack is moved to R7, ; the high byte of R7 is 00h
```

Example The contents of the memory pointed to by R7 and the SR are restored from the stack.

```
POP.B 0(R7) ; The low byte of the stack is moved to the
    ; the byte which is pointed to by R7
    : Example: R7 = 203h
    ; Mem(R7) = low byte of system stack
    : Example: R7 = 20Ah
    ; Mem(R7) = low byte of system stack
POP SR ; Last word on stack moved to the SR
```

Note: System stack pointer

The system SP is always incremented by two, independent of the byte suffix.



PUSH[.W] Save a word on the stack **PUSH.B** Save a byte on the stack **Syntax** PUSH dst or PUSH.W dst

PUSH.B dst

 $\mathsf{SP}-\mathsf{2}\to\mathsf{SP}$ Operation

 $dst \rightarrow @SP$

Description The 20-bit SP SP is decremented by two. The operand is then copied to the RAM word

addressed by the SP. A pushed byte is stored in the low byte; the high byte is not

affected.

Status Bits Status bits are not affected.

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

Save the two 16-bit registers R9 and R10 on the stack Example

PUSH R9 ; Save R9 and R10 XXXXh

PUSH R10 ; YYYYh

Save the two bytes EDE and TONI on the stack. The addresses EDE and TONI are Example

within PC \pm 32 K.

PUSH.B EDE ; Save EDE xxXXh PUSH.B TONI ; Save TONI xxYYh



RET Return from subroutine

Syntax RET

SUBR

Operation @SP \rightarrow PC.15:0 Saved PC to PC.15:0. PC.19:16 \leftarrow 0

 $SP + 2 \rightarrow SP$

Description The 16-bit return address (lower 64 K), pushed onto the stack by a CALL instruction is

restored to the PC. The program continues at the address following the subroutine call.

The four MSBs of the PC.19:16 are cleared.

Status Bits Status bits are not affected.

PC.19:16: Cleared

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

Example Call a subroutine SUBR in the lower 64 K and return to the address in the lower 64 K

after the CALL.

CALL #SUBR ; Call subroutine starting at SUBR

... ; Return by RET to here PUSH R14 ; Save R14 (16 bit data)

... ; Subroutine code POP R14 ; Restore R14

RET ; Return to lower 64 K




Figure 5-37. Stack After a RET Instruction



RETI Return from interrupt

Syntax RETI

Operation $@SP \rightarrow SR.15:0$ Restore saved SR with PC.19:16

 $SP + 2 \rightarrow SP$

 $@SP \rightarrow PC.15:0$ Restore saved PC.15:0

 $\mathsf{SP} + \mathsf{2} \to \mathsf{SP}$ Housekeeping

Description The SR is restored to the value at the beginning of the interrupt service routine. This

> includes the four MSBs of the PC.19:16. The SP is incremented by two afterward. The 20-bit PC is restored from PC.19:16 (from same stack location as the status bits) and PC.15:0. The 20-bit PC is restored to the value at the beginning of the interrupt service routine. The program continues at the address following the last executed instruction when the interrupt was granted. The SP is incremented by two afterward.

Status Bits N: Restored from stack

> C: Restored from stack Z: Restored from stack V: Restored from stack

Mode Bits OSCOFF, CPUOFF, and GIE are restored from stack.

Interrupt handler in the lower 64 K. A 20-bit return address is stored on the stack. **Example**

INTRPT ; Save R14 and R13 (20-bit data) PUSHM.A #2,R14

; Interrupt handler code

POPM.A #2,R14 ; Restore R13 and R14 (20-bit data)

RETI ; Return to 20-bit address in full memory range





* RLA[.W] Rotate left arithmetically

* RLA.B Rotate left arithmetically

Syntax RLA dst or RLA.W dst

RLA.B dst

Operation $C \leftarrow MSB \leftarrow MSB-1 \dots LSB+1 \leftarrow LSB \leftarrow 0$

Emulation ADD dst, dst ADD. B dst, dst

Description The destination opera

The destination operand is shifted left one position as shown in Figure 5-38. The MSB is shifted into the carry bit (C) and the LSB is filled with 0. The RLA instruction acts as a signed multiplication by 2.

An overflow occurs if $dst \ge 04000h$ and dst < 0C000h before operation is performed; the result has changed sign.




Figure 5-38. Destination Operand—Arithmetic Shift Left

An overflow occurs if $dst \ge 040h$ and dst < 0C0h before the operation is performed; the result has changed sign.

Status Bits

- N: Set if result is negative, reset if positive
- Z: Set if result is zero, reset otherwise
- C: Loaded from the MSB
- V: Set if an arithmetic overflow occurs; the initial value is 04000h ≤ dst < 0C000h, reset otherwise

Set if an arithmetic overflow occurs; the initial value is $040h \le dst < 0C0h$, reset otherwise

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

Example R7 is multiplied by 2.

RLA R7 ; Shift left R7 (x 2)

Example The low byte of R7 is multiplied by 4.

RLA.B R7; Shift left low byte of R7 (x 2) RLA.B R7; Shift left low byte of R7 (x 4)

Note: RLA substitution

The assembler does not recognize the instructions:

RLA @R5+ RLA.B @R5+ RLA(.B) @R5

They must be substituted by:

ADD @R5+,-2(R5) ADD.B @R5+,-1(R5) ADD(.B) @R5



* RLC[.W] Rotate left through carry Rotate left through carry * RLC.B **Syntax** RLC dst or RLC.W dst

RLC.B dst

Operation $C \leftarrow MSB \leftarrow MSB-1 \dots LSB+1 \leftarrow LSB \leftarrow C$

Emulation ADDC dst, dst

The destination operand is shifted left one position as shown in Figure 5-39. The carry bit **Description**

(C) is shifted into the LSB, and the MSB is shifted into the carry bit (C).




Figure 5-39. Destination Operand—Carry Left Shift

Status Bits N: Set if result is negative, reset if positive

> Z: Set if result is zero, reset otherwise

C: Loaded from the MSB

V: Set if an arithmetic overflow occurs; the initial value is 04000h ≤ dst < 0C000h, reset otherwise

Set if an arithmetic overflow occurs; the initial value is 040h ≤ dst < 0C0h, reset otherwise

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

Example R5 is shifted left one position.

> RLC $; (R5 \times 2) + C -> R5$

Example The input P1IN.1 information is shifted into the LSB of R5.

BIT.B #2,&P1IN ; Information -> Carry ; Carry=P0in.1 -> LSB of R5 RLC

Example The MEM(LEO) content is shifted left one position.

RLC.B LEO ; $Mem(LEO) \times 2 + C \rightarrow Mem(LEO)$

Note: RLA substitution

The assembler does not recognize the instructions:

RLC @R5+ RLC.B @R5+ RLC(.B) @R5

They must be substituted by:

ADDC @R5+,-2(R5)ADDC.B @R5+,-1(R5)ADDC(.B) @R5



RRA[.W] Rotate right arithmetically destination word RRA.B Rotate right arithmetically destination byte

Syntax RRA.B dst or RRA.W dst

Operation $MSB \rightarrow MSB \rightarrow MSB-1 \rightarrow ... LSB+1 \rightarrow LSB \rightarrow C$

Description The destination operand is shifted right arithmetically by one bit position as shown in

Figure 5-40. The MSB retains its value (sign). RRA operates equal to a signed division by 2. The MSB is retained and shifted into the MSB-1. The LSB+1 is shifted into the

LSB. The previous LSB is shifted into the carry bit C.

Status Bits N: Set if result is negative (MSB = 1), reset otherwise (MSB = 0)

Z: Set if result is zero, reset otherwise

C: Loaded from the LSB

V: Reset

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

Example The signed 16-bit number in R5 is shifted arithmetically right one position.

RRA R5 ; R5/2 -> R5

Example The signed RAM byte EDE is shifted arithmetically right one position.




Figure 5-40. Rotate Right Arithmetically RRA.B and RRA.W



RRC[.W] Rotate right through carry destination word RRC.B Rotate right through carry destination byte

Syntax RRC dst or RRC.W dst

RRC.B dst

 $\textbf{Operation} \qquad \text{C} \rightarrow \text{MSB} \rightarrow \text{MSB-1} \rightarrow ... \text{ LSB+1} \rightarrow \text{LSB} \rightarrow \text{C}$

Description The destination operand is shifted right by one bit position as shown in Figure 5-41. The

carry bit C is shifted into the MSB and the LSB is shifted into the carry bit C.

Status Bits N: Set if result is negative (MSB = 1), reset otherwise (MSB = 0)

Z: Set if result is zero, reset otherwise

C: Loaded from the LSB

V: Reset

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

Example RAM word EDE is shifted right one bit position. The MSB is loaded with 1.




Figure 5-41. Rotate Right Through Carry RRC.B and RRC.W



* **SBC[.W]** Subtract borrow (.NOT. carry) from destination * **SBC.B** Subtract borrow (.NOT. carry) from destination

Syntax SBC dst or SBC.W dst

SBC.B dst

Operation $dst + 0FFFFh + C \rightarrow dst$

 $dst + 0FFh + C \rightarrow dst$

Emulation SUBC #0,dst

SUBC.B #0,dst

Description The carry bit (C) is added to the destination operand minus one. The previous contents

of the destination are lost.

Status Bits N: Set if result is negative, reset if positive

Z: Set if result is zero, reset otherwise

C: Set if there is a carry from the MSB of the result, reset otherwise

Set to 1 if no borrow, reset if borrow

V: Set if an arithmetic overflow occurs, reset otherwise

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

Example The 16-bit counter pointed to by R13 is subtracted from a 32-bit counter pointed to by

R12.

SUB @R13,0(R12) ; Subtract LSDs

SBC 2(R12) ; Subtract carry from MSD

Example The 8-bit counter pointed to by R13 is subtracted from a 16-bit counter pointed to by

R12.

SUB.B @R13,0(R12) ; Subtract LSDs

SBC.B 1(R12) ; Subtract carry from MSD

Note: Borrow implementation

The borrow is treated as a .NOT. carry:

Borrow Carry Bit
Yes 0

No 1



Set carry bit * SETC

Syntax SETC Operation $1 \rightarrow C$ **Emulation** BIS #1,SR

Description The carry bit (C) is set.

Status Bits N: Not affected

> Z: Not affected

C: Set

V: Not affected

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

Example Emulation of the decimal subtraction:

Subtract R5 from R6 decimally.

Assume that R5 = 03987h and R6 = 04137h.

```
DSUB
       ADD
              #06666h,R5
                             ; Move content R5 from 0-9 to 6-0Fh
                             ; R5 = 03987h + 06666h = 09FEDh
       INV
              R5
                             ; Invert this (result back to 0-9)
                             ; R5 = .NOT. R5 = 06012h
       SETC
                             ; Prepare carry = 1
       DADD
                             ; Emulate subtraction by addition of:
              R5,R6
                             ; (010000h - R5 - 1)
                             ; R6 = R6 + R5 + 1
```

; R6 = 0150h



* **SETN** Set negative bit

Emulation BIS #4,SR

Description The negative bit (N) is set.

Status Bits N: Set

Z: Not affectedC: Not affectedV: Not affected

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.



* SETZ Set zero bit

Syntax SETZ Operation $\mathbf{1} \to N$

Emulation BIS #2,SR

Description The zero bit (Z) is set.

Not affected **Status Bits** N:

> Z: Set

C: Not affected Not affected

OSCOFF, CPUOFF, and GIE are not affected. **Mode Bits**



SUB[.W] Subtract source word from destination word SUB.B Subtract source byte from destination byte

Syntax SUB src,dst or SUB.W src,dst

SUB.B src, dst

Operation (.not.src) + 1 + dst \rightarrow dst or dst – src \rightarrow dst

Description The source operand is subtracted from the destination operand. This is made by adding

the 1s complement of the source + 1 to the destination. The source operand is not

affected, the result is written to the destination operand.

Status Bits N: Set if result is negative (src > dst), reset if positive (src ≤ dst)

Z: Set if result is zero (src = dst), reset otherwise (src \neq dst)

C: Set if there is a carry from the MSB, reset otherwise

V: Set if the subtraction of a negative source operand from a positive destination operand delivers a negative result, or if the subtraction of a positive source operand from a negative destination operand delivers a positive result, reset otherwise (no

overflow)

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

Example A 16-bit constant 7654h is subtracted from RAM word EDE.

SUB #7654h, &EDE ; Subtract 7654h from EDE

Example A table word pointed to by R5 (20-bit address) is subtracted from R7. Afterwards, if R7

contains zero, jump to label TONI. R5 is then auto-incremented by 2. R7.19:16 = 0.

SUB @R5+,R7 ; Subtract table number from R7. R5 + 2 JZ TONI ; R7 = @R5 (before subtraction) ... ; R7 <> @R5 (before subtraction)

Example Byte CNT is subtracted from byte R12 points to. The address of CNT is within PC \pm 32

K. The address R12 points to is in full memory range.

SUB.B CNT,0(R12) ; Subtract CNT from @R12



SUBC[.W] Subtract source word with carry from destination word

SUBC.B Subtract source byte with carry from destination byte

Syntax SUBC src, dst or SUBC.W src, dst

SUBC.B src,dst

 $(.not.src) + C + dst \rightarrow dst$ or $dst - (src - 1) + C \rightarrow dst$ Operation

Description The source operand is subtracted from the destination operand. This is done by adding the 1s complement of the source + carry to the destination. The source operand is not

affected, the result is written to the destination operand. Used for 32, 48, and 64-bit

operands.

Status Bits N: Set if result is negative (MSB = 1), reset if positive (MSB = 0)

> Z: Set if result is zero, reset otherwise

C: Set if there is a carry from the MSB, reset otherwise

V: Set if the subtraction of a negative source operand from a positive destination operand delivers a negative result, or if the subtraction of a positive source operand from a negative destination operand delivers a positive result, reset otherwise (no overflow)

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

Example A 16-bit constant 7654h is subtracted from R5 with the carry from the previous

instruction. R5.19:16 = 0

#7654h,R5 ; Subtract 7654h + C from R5 SUBC.W

Example A 48-bit number (3 words) pointed to by R5 (20-bit address) is subtracted from a 48-bit

counter in RAM, pointed to by R7. R5 points to the next 48-bit number afterwards. The

address R7 points to is in full memory range.

SUB @R5+,0(R7) ; Subtract LSBs. R5 + 2 SUBC @R5+,2(R7) ; Subtract MIDs with C. R5 + 2 SUBC @R5+,4(R7) ; Subtract MSBs with C. R5 + 2

Byte CNT is subtracted from the byte, R12 points to. The carry of the previous instruction **Example**

is used. The address of CNT is in lower 64 K.

&CNT,0(R12) ; Subtract byte CNT from @R12 SUBC.B



SWPB Swap bytes
Syntax SWPB dst

Operation $dst.15:8 \leftrightarrow dst.7:0$

Description The high and the low byte of the operand are exchanged. PC.19:16 bits are cleared in

register mode.

Status Bits Status bits are not affected

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

Example Exchange the bytes of RAM word EDE (lower 64 K)

MOV #1234h,&EDE ; 1234h -> EDE SWPB &EDE ; 3412h -> EDE

Before SWPB




Figure 5-42. Swap Bytes in Memory




Figure 5-43. Swap Bytes in a Register



SXT Extend sign **Syntax** SXT dst

Operation $dst.7 \rightarrow dst.15:8$, $dst.7 \rightarrow dst.19:8$ (register mode)

Description Register mode: the sign of the low byte of the operand is extended into the bits

Rdst.19:8.

Rdst.7 = 0: Rdst.19:8 = 000h afterwards Rdst.7 = 1: Rdst.19:8 = FFFh afterwards

Other modes: the sign of the low byte of the operand is extended into the high byte.

dst.7 = 0: high byte = 00h afterwards dst.7 = 1: high byte = FFh afterwards

Status Bits N: Set if result is negative, reset otherwise

> Z: Set if result is zero, reset otherwise

C: Set if result is not zero, reset otherwise (C = .not.Z)

V: Reset

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

The signed 8-bit data in EDE (lower 64 K) is sign extended and added to the 16-bit **Example**

signed data in R7.

&EDE,R5 ; EDE -> R5. 00XXh MOV.B

; Sign extend low byte to R5.19:8 SXT R5

ADD R5,R7 ; Add signed 16-bit values

Example The signed 8-bit data in EDE (PC +32 K) is sign extended and added to the 20-bit data

in R7.

MOV.B EDE,R5 ; EDE -> R5. 00XXh

R5 SXT ; Sign extend low byte to R5.19:8

ADDA ; Add signed 20-bit values R5,R7



* TST[.W] Test destination
* TST.B Test destination

Syntax TST dst or TST.W dst

TST.B dst

Operation dst + 0FFFFh + 1

dst + 0FFh + 1

Emulation CMP #0,dst

CMP.B #0,dst

Description The destination operand is compared with zero. The status bits are set according to the

result. The destination is not affected.

Status Bits N: Set if destination is negative, reset if positive

Z: Set if destination contains zero, reset otherwise

C: Set V: Reset

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

Example R7 is tested. If it is negative, continue at R7NEG; if it is positive but not zero, continue at

R7POS.

TST R7 ; Test R7
JN R7NEG ; R7 is negative
JZ R7ZERO ; R7 is zero

R7POS ; R7 is positive but not zero

R7NEG ; R7 is negative R7ZERO ; R7 is zero

Example The low byte of R7 is tested. If it is negative, continue at R7NEG; if it is positive but not

zero, continue at R7POS.

TST.B R7 ; Test low byte of R7

JN R7NEG ; Low byte of R7 is negative JZ R7ZERO ; Low byte of R7 is zero

R7POS ; Low byte of R7 is positive but not zero

R7NEG ; Low byte of R7 is negative R7ZERO ; Low byte of R7 is zero



XOR[.W] Exclusive OR source word with destination wordXOR.B Exclusive OR source byte with destination byte

Syntax XOR src,dst or XOR.W src,dst

XOR.B src,dst

Operation $\operatorname{src} .\operatorname{xor} .\operatorname{dst} \to \operatorname{dst}$

Description The source and destination operands are exclusively ORed. The result is placed into the

destination. The source operand is not affected. The previous content of the destination

is lost.

Status Bits N: Set if result is negative (MSB = 1), reset if positive (MSB = 0)

Z: Set if result is zero, reset otherwise

C: Set if result is not zero, reset otherwise (C = .not. Z)

V: Set if both operands are negative before execution, reset otherwise

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

Example Toggle bits in word CNTR (16-bit data) with information (bit = 1) in address-word TONI.

Both operands are located in lower 64 K.

XOR &TONI, &CNTR ; Toggle bits in CNTR

Example A table word pointed to by R5 (20-bit address) is used to toggle bits in R6. R6.19:16 = 0.

XOR @R5,R6 ; Toggle bits in R6

Example Reset to zero those bits in the low byte of R7 that are different from the bits in byte EDE.

R7.19:8 = 0. The address of EDE is within PC \pm 32 K.

XOR.B EDE,R7 ; Set different bits to 1 in R7.

INV.B R7; Invert low byte of R7, high byte is 0h





5.6.3 Extended Instructions

The extended MSP430X instructions give the MSP430X CPU full access to its 20-bit address space. MSP430X instructions require an additional word of op-code called the extension word. All addresses, indexes, and immediate numbers have 20-bit values when preceded by the extension word. The MSP430X extended instructions are listed and described in the following pages.



* ADCX.A Add carry to destination address-word

* ADCX.[W] Add carry to destination word
* ADCX.B Add carry to destination byte

Syntax ADCX.Adst

ADCX dst or ADCX.W dst

ADCX.B dst

Operation $dst + C \rightarrow dst$

Emulation ADDCX.A #0,dst

ADDCX #0,dst
ADDCX.B #0,dst

Description The carry bit (C) is added to the destination operand. The previous contents of the

destination are lost.

Status Bits N: Set if result is negative (MSB = 1), reset if positive (MSB = 0)

Z: Set if result is zero, reset otherwise

C: Set if there is a carry from the MSB of the result, reset otherwise

V: Set if the result of two positive operands is negative, or if the result of two negative

numbers is positive, reset otherwise

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

Example The 40-bit counter, pointed to by R12 and R13, is incremented.

INCX.A @R12 ; Increment lower 20 bits
ADCX.A @R13 ; Add carry to upper 20 bits



ADDX.A Add source address-word to destination address-word

ADDX.[W] Add source word to destination word
ADDX.B Add source byte to destination byte

Syntax ADDX.A src,dst

ADDX src, dst or ADDX.W src, dst

ADDX.B src, dst

Operation $\operatorname{src} + \operatorname{dst} \to \operatorname{dst}$

Description The source operand is added to the destination operand. The previous contents of the

destination are lost. Both operands can be located in the full address space.

Status Bits N: Set if result is negative (MSB = 1), reset if positive (MSB = 0)

Z: Set if result is zero, reset otherwise

C: Set if there is a carry from the MSB of the result, reset otherwise

V: Set if the result of two positive operands is negative, or if the result of two negative numbers is positive, reset otherwise

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

Example Ten is added to the 20-bit pointer CNTR located in two words CNTR (LSBs) and

CNTR+2 (MSBs).

ADDX.A #10,CNTR ; Add 10 to 20-bit pointer

Example A tab

A table word (16-bit) pointed to by R5 (20-bit address) is added to R6. The jump to label TONI is performed on a carry.

```
ADDX.W @R5,R6 ; Add table word to R6
JC TONI ; Jump if carry
... ; No carry
```

Example

A table byte pointed to by R5 (20-bit address) is added to R6. The jump to label TONI is performed if no carry occurs. The table pointer is auto-incremented by 1.

```
ADDX.B @R5+,R6 ; Add table byte to R6. R5 + 1. R6: 000xxh JNC TONI ; Jump if no carry .... ; Carry occurred
```

Note: Use ADDA for the following two cases for better code density and execution.

ADDX.A Rsrc,Rdst ADDX.A #imm20,Rdst



ADDCX.A Add source address-word and carry to destination address-word

ADDCX.[W] Add source word and carry to destination word ADDCX.B Add source byte and carry to destination byte

Syntax ADDCX.A src,dst

ADDCX src, dst or ADDCX.W src, dst

ADDCX.B src,dst

Operation $\operatorname{src} + \operatorname{dst} + \operatorname{C} \to \operatorname{dst}$

Description The source operand and the carry bit C are added to the destination operand. The

previous contents of the destination are lost. Both operands may be located in the full

address space.

Status Bits N: Set if result is negative (MSB = 1), reset if positive (MSB = 0)

Z: Set if result is zero, reset otherwise

C: Set if there is a carry from the MSB of the result, reset otherwise

V: Set if the result of two positive operands is negative, or if the result of two negative

numbers is positive, reset otherwise

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

Example Constant 15 and the carry of the previous instruction are added to the 20-bit counter

CNTR located in two words.

```
ADDCX.A #15,&CNTR ; Add 15 + C to 20-bit CNTR
```

Example

A table word pointed to by R5 (20-bit address) and the carry C are added to R6. The jump to label TONI is performed on a carry.

```
ADDCX.W @R5,R6 ; Add table word + C to R6
JC TONI ; Jump if carry
... ; No carry
```

Example

A table byte pointed to by R5 (20-bit address) and the carry bit C are added to R6. The jump to label TONI is performed if no carry occurs. The table pointer is auto-incremented by 1.

```
ADDCX.B @R5+,R6 ; Add table byte + C to R6. R5 + 1
JNC TONI ; Jump if no carry
... ; Carry occurred
```



ANDX.A Logical AND of source address-word with destination address-word

ANDX.[W] Logical AND of source word with destination word

ANDX.B Logical AND of source byte with destination byte

Syntax ANDX.A src,dst

ANDX src, dst or ANDX.W src, dst

ANDX.B src,dst

Operation src .and. $dst \rightarrow dst$

Description The source operand and the destination operand are logically ANDed. The result is

placed into the destination. The source operand is not affected. Both operands may be

located in the full address space.

Status Bits N: Set if result is negative (MSB = 1), reset if positive (MSB = 0)

Z: Set if result is zero, reset otherwise

C: Set if the result is not zero, reset otherwise. C = (.not. Z)

V: Reset

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

Example The bits set in R5 (20-bit data) are used as a mask (AAA55h) for the address-word TOM

located in two words. If the result is zero, a branch is taken to label TONI.

```
MOVA #AAA55h,R5 ; Load 20-bit mask to R5 ANDX.A R5,TOM ; TOM .and. R5 -> TOM JZ ; Jump if result 0 ... ; Result > 0
```

or shorter:

```
ANDX.A \#AAA55h,TOM ; TOM .and. AAA55h -> TOM JZ TONI ; Jump if result 0
```

Example

A table byte pointed to by R5 (20-bit address) is logically ANDed with R6. R6.19:8 = 0. The table pointer is auto-incremented by 1.

```
ANDX.B @R5+,R6 ; AND table byte with R6. R5 + 1
```



BICX.A Clear bits set in source address-word in destination address-word

BICX.[W] Clear bits set in source word in destination word Clear bits set in source byte in destination byte

Syntax BICX.A src, dst

BICX src, dst or BICX.W src, dst

BICX.B src, dst

Operation (.not. src) .and. $dst \rightarrow dst$

Description The inverted source operand and the destination operand are logically ANDed. The

result is placed into the destination. The source operand is not affected. Both operands

may be located in the full address space.

Status Bits N: Not affected

Z: Not affectedC: Not affectedV: Not affected

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

Example The bits 19:15 of R5 (20-bit data) are cleared.

BICX.A #0F8000h,R5 ; Clear R5.19:15 bits

Example A table word pointed to by R5 (20-bit address) is used to clear bits in R7. R7.19:16 = 0.

BICX.W @R5,R7 ; Clear bits in R7

Example A table byte pointed to by R5 (20-bit address) is used to clear bits in output Port1.

BICX.B @R5,&P1OUT ; Clear I/O port P1 bits





BISX.A Set bits set in source address-word in destination address-word

BISX.[W] Set bits set in source word in destination word BISX.B Set bits set in source byte in destination byte

Syntax BISX.A src, dst

BISX src, dst or BISX.W src, dst

BISX.B src, dst

Operation $\operatorname{src.or.dst} \to \operatorname{dst}$

Description The source operand and the destination operand are logically ORed. The result is placed

into the destination. The source operand is not affected. Both operands may be located

in the full address space.

Status Bits N: Not affected

Z: Not affectedC: Not affectedV: Not affected

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

Example Bits 16 and 15 of R5 (20-bit data) are set to one.

BISX.A #018000h,R5 ; Set R5.16:15 bits

Example A table word pointed to by R5 (20-bit address) is used to set bits in R7.

BISX.W @R5,R7 ; Set bits in R7

Example A table byte pointed to by R5 (20-bit address) is used to set bits in output Port1.

BISX.B @R5,&P1OUT ; Set I/O port P1 bits



BITX.A Test bits set in source address-word in destination address-word

BITX.[W] Test bits set in source word in destination word
BITX.B Test bits set in source byte in destination byte

Syntax BITX.A src,dst

BITX src, dst or BITX.W src, dst

BITX.B src,dst

Operation src .and. $dst \rightarrow dst$

Description The source operand and the destination operand are logically ANDed. The result affects

only the status bits. Both operands may be located in the full address space.

Status Bits N: Set if result is negative (MSB = 1), reset if positive (MSB = 0)

Z: Set if result is zero, reset otherwise

C: Set if the result is not zero, reset otherwise. C = (.not. Z)

V: Reset

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

Example Test if bit 16 or 15 of R5 (20-bit data) is set. Jump to label TONI if so.

```
BITX.A #018000h,R5 ; Test R5.16:15 bits
JNZ TONI ; At least one bit is set
... ; Both are reset
```

Example

A table word pointed to by R5 (20-bit address) is used to test bits in R7. Jump to label TONI if at least one bit is set.

```
BITX.W @R5,R7 ; Test bits in R7: C = .not.Z JC TONI ; At least one is set ... ; Both are reset
```

Example

A table byte pointed to by R5 (20-bit address) is used to test bits in input Port1. Jump to label TONI if no bit is set. The next table byte is addressed.

```
BITX.B @R5+,&P1IN ; Test input P1 bits. R5 + 1

JNC TONI ; No corresponding input bit is set

... ; At least one bit is set
```



* CLRX.A Clear destination address-word

* CLRX.[W] Clear destination word
* CLRX.B Clear destination byte

Syntax CLRX.A dst

CLRX dst or CLRX.W dst

CLRX.B dst

Operation $0 \rightarrow dst$

Emulation MOVX.A #0,dst

MOVX #0,dst
MOVX.B #0,dst

Description The destination operand is cleared.

Status Bits Status bits are not affected.

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

Example RAM address-word TONI is cleared.

CLRX.A TONI ; 0 -> TONI



CMPX.A Compare source address-word and destination address-word

Compare source word and destination word CMPX.[W] CMPX.B Compare source byte and destination byte

Syntax CMPX.A src,dst

CMPX src, dst or CMPX.W src, dst

CMPX.B src,dst

Operation (.not. src) + 1 + dst or dst - src

Description The source operand is subtracted from the destination operand by adding the 1s

complement of the source + 1 to the destination. The result affects only the status bits.

Both operands may be located in the full address space.

Status Bits N: Set if result is negative (src > dst), reset if positive (src \leq dst)

> **Z**: Set if result is zero (src = dst), reset otherwise (src \neq dst)

C: Set if there is a carry from the MSB, reset otherwise

V: Set if the subtraction of a negative source operand from a positive destination operand delivers a negative result, or if the subtraction of a positive source operand from a negative destination operand delivers a positive result, reset otherwise (no overflow)

A table word pointed to by R5 (20-bit address) is compared with R7. Jump to label TONI

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

Compare EDE with a 20-bit constant 18000h. Jump to label TONI if EDE equals the **Example** constant.

CMPX.A #018000h,EDE ; Compare EDE with 18000h TONI ; EDE contains 18000h JEQ

; Not equal

if R7 contains a lower, signed, 16-bit number.

```
CMPX.W
         @R5,R7
                            ; Compare two signed numbers
ιTΤ.
         TONT
                            ; R7 < @R5
                            ; R7 >= @R5
```

Example

Example

A table byte pointed to by R5 (20-bit address) is compared to the input in I/O Port1. Jump to label TONI if the values are equal. The next table byte is addressed.

```
CMPX.B
         @R5+,&P1IN
                            ; Compare P1 bits with table. R5 + 1
JEO
         TONI
                            ; Equal contents
                            ; Not equal
. . .
```

Note: Use CMPA for the following two cases for better density and execution.

```
CMPA
         Rsrc, Rdst
CMPA
         #imm20,Rdst
```



* DADCX.A Add carry decimally to destination address-word

* DADCX.[W] Add carry decimally to destination word * DADCX.B Add carry decimally to destination byte

Syntax DADCX.A dst

DADCX dst or DADCX.W dst

DADCX.B dst

Operation $dst + C \rightarrow dst (decimally)$

Emulation DADDX.A #0,dst

DADDX #0,dst
DADDX.B #0,dst

Description The carry bit (C) is added decimally to the destination.

Status Bits N: Set if MSB of result is 1 (address-word > 79999h, word > 7999h, byte > 79h), reset

if MSB is 0

Z: Set if result is zero, reset otherwise

C: Set if the BCD result is too large (address-word > 99999h, word > 9999h, byte >

99h), reset otherwise

V: Undefined

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

Example The 40-bit counter, pointed to by R12 and R13, is incremented decimally.

DADDX.A #1,0(R12) ; Increment lower 20 bits DADCX.A 0(R13) ; Add carry to upper 20 bits



DADDX.A Add source address-word and carry decimally to destination address-word

DADDX.[W] Add source word and carry decimally to destination wordDADDX.B Add source byte and carry decimally to destination byte

Syntax DADDX.A src,dst

DADDX src, dst or DADDX.W src, dst

DADDX.B src,dst

Operation $\operatorname{src} + \operatorname{dst} + \operatorname{C} \to \operatorname{dst} (\operatorname{decimally})$

Description The source operand and the desting

The source operand and the destination operand are treated as two (.B), four (.W), or five (.A) binary coded decimals (BCD) with positive signs. The source operand and the carry bit C are added decimally to the destination operand. The source operand is not affected. The previous contents of the destination are lost. The result is not defined for non-BCD numbers. Both operands may be located in the full address space.

Tion Dob nambors. Boar operands may be recated in the rail address

Status Bits N: Set if MSB of result is 1 (address-word > 79999h, word > 7999h, byte > 79h), reset if MSB is 0.

Z: Set if result is zero, reset otherwise

C: Set if the BCD result is too large (address-word > 99999h, word > 9999h, byte > 99h), reset otherwise

V: Undefined

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

Example Decimal 10 is added to the 20-bit BCD counter DECCNTR located in two words.

```
DADDX.A #10h,&DECCNTR ; Add 10 to 20-bit BCD counter
```

Example

The eight-digit BCD number contained in 20-bit addresses BCD and BCD+2 is added decimally to an eight-digit BCD number contained in R4 and R5 (BCD+2 and R5 contain the MSDs).

Example

The two-digit BCD number contained in 20-bit address BCD is added decimally to a two-digit BCD number contained in R4.

```
CLRC ; Clear carry
DADDX.B BCD,R4 ; Add BCD to R4 decimally.
; R4: 000ddh
```



* **DECX.A** Decrement destination address-word

* **DECX.[W]** Decrement destination word * **DECX.B** Decrement destination byte

Syntax DECX.Adst

DECX dst or DECX.W dst

DECX.B dst

Operation $dst - 1 \rightarrow dst$ Emulation SUBX.A #1, dst

> SUBX #1,dst SUBX.B #1,dst

Description The destination operand is decremented by one. The original contents are lost.

Status Bits N: Set if result is negative, reset if positive

Z: Set if dst contained 1, reset otherwiseC: Reset if dst contained 0, set otherwise

V: Set if an arithmetic overflow occurs, otherwise reset

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

Example RAM address-word TONI is decremented by one.

DECX.A TONI ; Decrement TONI



Double-decrement destination address-word * DECDX.A

* **DECDX.[W]** Double-decrement destination word * DECDX.B Double-decrement destination byte

Syntax DECDX.A dst

DECDX dst or DECDX.W dst

DECDX.B dst

Operation $dst - 2 \rightarrow dst$

Emulation SUBX.A #2,dst

> SUBX #2,dst SUBX.B #2,dst

Description The destination operand is decremented by two. The original contents are lost.

Status Bits Set if result is negative, reset if positive

> Z: Set if dst contained 2, reset otherwise

C: Reset if dst contained 0 or 1, set otherwise

V: Set if an arithmetic overflow occurs, otherwise reset

Mode Bits OSCOFF, CPUOFF, and GIE are not affected. **Example** RAM address-word TONI is decremented by two.

> DECDX.A TONI ; Decrement TONI



* INCX.A Increment destination address-word

* INCX.[W] Increment destination word
* INCX.B Increment destination byte

Syntax INCX.A dst

INCX dst or INCX.W dst

INCX.B dst

Operation $dst + 1 \rightarrow dst$

Emulation ADDX.A #1,dst

ADDX #1,dst ADDX.B #1,dst

Description The destination operand is incremented by one. The original contents are lost.

Status Bits N: Set if result is negative, reset if positive

Z: Set if dst contained 0FFFFh, reset otherwise Set if dst contained 0FFFh, reset otherwise Set if dst contained 0FFh, reset otherwise

C: Set if dst contained 0FFFFh, reset otherwise Set if dst contained 0FFFh, reset otherwise Set if dst contained 0FFh, reset otherwise

V: Set if dst contained 07FFFh, reset otherwise Set if dst contained 07FFFh, reset otherwise Set if dst contained 07Fh, reset otherwise

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

Example RAM address-wordTONI is incremented by one.

INCX.A TONI ; Increment TONI (20-bits)



* INCDX.A Double-increment destination address-word

* INCDX.[W] Double-increment destination word * INCDX.B Double-increment destination byte

Syntax INCDX.A dst

INCDX dst or INCDX.W dst

INCDX.B dst

 $dst + 2 \rightarrow dst$ Operation

Emulation ADDX.A #2,dst

> ADDX #2, dst ADDX.B #2,dst

Description The destination operand is incremented by two. The original contents are lost.

Status Bits Set if result is negative, reset if positive

> Z: Set if dst contained 0FFFFEh, reset otherwise Set if dst contained 0FFFEh, reset otherwise Set if dst contained 0FEh, reset otherwise

Set if dst contained 0FFFFEh or 0FFFFFh, reset otherwise Set if dst contained 0FFFEh or 0FFFFh, reset otherwise Set if dst contained 0FEh or 0FFh, reset otherwise

Set if dst contained 07FFFEh or 07FFFFh, reset otherwise Set if dst contained 07FFEh or 07FFFh, reset otherwise Set if dst contained 07Eh or 07Fh, reset otherwise

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

RAM byte LEO is incremented by two; PC points to upper memory. **Example**

INCDX.B LEO ; Increment LEO by two



* INVX.A Invert destination

* INVX.[W] Invert destination

* INVX.B Invert destination

Syntax INVX.A dst

INVX dst or INVX.W dst

INVX.B dst

Operation .NOT.dst \rightarrow dst

Emulation XORX.A #0FFFFFh, dst

XORX #0FFFFh,dst
XORX.B #0FFh,dst

Description The destination operand is inverted. The original contents are lost.

Status Bits N: Set if result is negative, reset if positive

Z: Set if dst contained 0FFFFh, reset otherwise Set if dst contained 0FFFh, reset otherwise Set if dst contained 0FFh, reset otherwise

C: Set if result is not zero, reset otherwise (= .NOT. Zero)

V: Set if initial destination operand was negative, otherwise reset

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

Example 20-bit content of R5 is negated (2s complement).

INVX.A R5 ; Invert R5

INCX.A R5 ; R5 is now negated

Example Content of memory byte LEO is negated. PC is pointing to upper memory.

INVX.B LEO ; Invert LEO

INCX.B LEO ; MEM(LEO) is negated



MOVX.A Move source address-word to destination address-word

MOVX.[W] Move source word to destination word MOVX.B Move source byte to destination byte

Syntax MOVX.A src, dst

MOVX src, dst or MOVX.W src, dst

MOVX.B src,dst

Operation $src \rightarrow dst$

The source operand is copied to the destination. The source operand is not affected. Description

Both operands may be located in the full address space.

Not affected **Status Bits** N:

> Z: Not affected C: Not affected V: Not affected

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

Move a 20-bit constant 18000h to absolute address-word EDE **Example**

```
; Move 18000h to EDE
         #018000h,&EDE
MOVX.A
```

Example

The contents of table EDE (word data, 20-bit addresses) are copied to table TOM. The length of the table is 030h words.

```
AVOM
               #EDE,R10
                                       ; Prepare pointer (20-bit address)
Loop
      MOVX.W
               @R10+,TOM-EDE-2(R10)
                                       ; R10 points to both tables.
                                       ; R10+2
      CMPA
               #EDE+60h,R10
                                       ; End of table reached?
      JLO
               qool
                                       ; Not yet
                                       ; Copy completed
```

Example

The contents of table EDE (byte data, 20-bit addresses) are copied to table TOM. The length of the table is 020h bytes.

```
MOVA
               #EDE,R10
                                       ; Prepare pointer (20-bit)
      MOV
               #20h,R9
                                       ; Prepare counter
      MOVX.W
               @R10+,TOM-EDE-2(R10)
                                       ; R10 points to both tables.
Loop
                                       ; R10+1
      DEC
               R9
                                       ; Decrement counter
      JNZ
               Loop
                                       ; Not yet done
                                       ; Copy completed
```

Ten of the 28 possible addressing combinations of the MOVX.A instruction can use the MOVA instruction. This saves two bytes and code cycles. Examples for the addressing combinations are:

```
MOVX.A
        Rsrc,Rdst
                           MOVA
                                  Rsrc,Rdst
                                                  ; Reg/Reg
        #imm20,Rdst
                                  #imm20,Rdst
MOVX.A
                           MOVA
                                                  ; Immediate/Reg
MOVX.A
        &abs20,Rdst
                           MOVA
                                  &abs20,Rdst
                                                  ; Absolute/Reg
       @Rsrc,Rdst
                           MOVA
                                  @Rsrc,Rdst
                                                  ; Indirect/Reg
MOVX.A
        @Rsrc+,Rdst
MOVX.A
                           MOVA
                                  @Rsrc+,Rdst
                                                  ; Indirect, Auto/Reg
MOVX.A Rsrc,&abs20
                           MOVA
                                  Rsrc,&abs20
                                                  ; Reg/Absolute
```





The next four replacements are possible only if 16-bit indexes are sufficient for the addressing:

| MOVX.A | z20(Rsrc),Rdst | MOVA | z16(Rsrc),Rdst | ; | Indexed/Reg |
|--------|----------------|------|----------------|---|--------------|
| MOVX.A | Rsrc,z20(Rdst) | MOVA | Rsrc,z16(Rdst) | ; | Reg/Indexed |
| MOVX.A | symb20,Rdst | MOVA | symb16,Rdst | ; | Symbolic/Reg |
| MOVX.A | Rsrc,symb20 | MOVA | Rsrc,symb16 | ; | Reg/Symbolic |



POPM.A Restore n CPU registers (20-bit data) from the stack
POPM.[W] Restore n CPU registers (16-bit data) from the stack

Syntax POPM.A #n, Rdst $1 \le n \le 16$

POPM.W #n,Rdst or POPM #n,Rdst $1 \le n \le 16$

Operation POPM.A: Restore the register values from stack to the specified CPU registers. The SP

is incremented by four for each register restored from stack. The 20-bit values from

stack (two words per register) are restored to the registers.

POPM.W: Restore the 16-bit register values from stack to the specified CPU registers. The SP is incremented by two for each register restored from stack. The 16-bit values

from stack (one word per register) are restored to the CPU registers.

Note: This instruction does not use the extension word.

Description POPM.A: The CPU registers pushed on the stack are moved to the extended CPU

registers, starting with the CPU register (Rdst - n + 1). The SP is incremented by (n \times

4) after the operation.

POPM.W: The 16-bit registers pushed on the stack are moved back to the CPU registers, starting with CPU register (Rdst - n + 1). The SP is incremented by (n \times 2) after the instruction. The MSBs (Rdst.19:16) of the restored CPU registers are cleared.

Status Bits Status bits are not affected, except SR is included in the operation.

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

Example Restore the 20-bit registers R9, R10, R11, R12, R13 from the stack

POPM.A #5,R13 ; Restore R9, R10, R11, R12, R13

Example Restore the 16-bit registers R9, R10, R11, R12, R13 from the stack.

POPM.W #5,R13 ; Restore R9, R10, R11, R12, R13



PUSHM.A Save n CPU registers (20-bit data) on the stack
PUSHM.[W] Save n CPU registers (16-bit words) on the stack

Syntax PUSHM.A #n, Rdst $1 \le n \le 16$

PUSHM.W #n, Rdst or PUSHM #n, Rdst $1 \le n \le 16$

Operation PUSHM.A: Save the 20-bit CPU register values on the stack. The SP is decremented

by four for each register stored on the stack. The MSBs are stored first (higher

address).

PUSHM.W: Save the 16-bit CPU register values on the stack. The SP is decremented

by two for each register stored on the stack.

Description PUSHM.A: The n CPU registers, starting with Rdst backwards, are stored on the stack.

The SP is decremented by $(n \times 4)$ after the operation. The data (Rn.19:0) of the pushed

CPU registers is not affected.

PUSHM.W: The n registers, starting with Rdst backwards, are stored on the stack. The SP is decremented by $(n \times 2)$ after the operation. The data (Rn.19:0) of the pushed

CPU registers is not affected.

Note: This instruction does not use the extension word.

Status Bits Status bits are not affected.

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

Example Save the five 20-bit registers R9, R10, R11, R12, R13 on the stack

PUSHM.A #5,R13 ; Save R13, R12, R11, R10, R9

Example Save the five 16-bit registers R9, R10, R11, R12, R13 on the stack

PUSHM.W #5,R13 ; Save R13, R12, R11, R10, R9



* **POPX.A** Restore single address-word from the stack

* POPX.[W] Restore single word from the stack
* POPX.B Restore single byte from the stack

Syntax POPX.A dst

POPX dst or POPX.W dst

POPX.B dst

Operation Restore the 8-/16-/20-bit value from the stack to the destination. 20-bit addresses are

possible. The SP is incremented by two (byte and word operands) and by four

(address-word operand).

Emulation MOVX(.B,.A) @SP+,dst

Description The item on TOS is written to the destination operand. Register mode, Indexed mode,

Symbolic mode, and Absolute mode are possible. The SP is incremented by two or

four.

Note: the SP is incremented by two also for byte operations.

Status Bits Status bits are not affected.

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

Example Write the 16-bit value on TOS to the 20-bit address &EDE

POPX.W &EDE ; Write word to address EDE

Example Write the 20-bit value on TOS to R9

POPX.A R9 ; Write address-word to R9



PUSHX.A Save single address-word to the stack

PUSHX.[W] Save single word to the stack
PUSHX.B Save single byte to the stack

Syntax PUSHX.A src

PUSHX src Or PUSHX.W src

PUSHX.B src

Operation Save the 8-/16-/20-bit value of the source operand on the TOS. 20-bit addresses are

possible. The SP is decremented by two (byte and word operands) or by four

(address-word operand) before the write operation.

Description The SP is decremented by two (byte and word operands) or by four (address-word

operand). Then the source operand is written to the TOS. All seven addressing modes

are possible for the source operand.

Note: This instruction does not use the extension word.

Status Bits Status bits are not affected.

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

Example Save the byte at the 20-bit address &EDE on the stack

PUSHX.B &EDE ; Save byte at address EDE

Example Save the 20-bit value in R9 on the stack.

PUSHX.A R9 ; Save address-word in R9



RLAM.A Rotate left arithmetically the 20-bit CPU register content RLAM.[W] Rotate left arithmetically the 16-bit CPU register content

Syntax RLAM.A #n, Rdst $1 \le n \le 4$

> $1 \le n \le 4$ RLAM.W #n, Rdst or RLAM #n, Rdst

Operation $C \leftarrow MSB \leftarrow MSB-1 \dots LSB+1 \leftarrow LSB \leftarrow 0$

Description The destination operand is shifted arithmetically left one, two, three, or four positions as

shown in Figure 5-44. RLAM works as a multiplication (signed and unsigned) with 2, 4,

8, or 16. The word instruction RLAM.W clears the bits Rdst.19:16.

Note: This instruction does not use the extension word.

Status Bits Set if result is negative

> .A: Rdst.19 = 1, reset if Rdst.19 = 0.W: Rdst.15 = 1, reset if Rdst.15 = 0

Z: Set if result is zero, reset otherwise

C: Loaded from the MSB (n = 1), MSB-1 (n = 2), MSB-2 (n = 3), MSB-3 (n = 4)

V: Undefined

OSCOFF, CPUOFF, and GIE are not affected. **Mode Bits**

The 20-bit operand in R5 is shifted left by three positions. It operates equal to an **Example** arithmetic multiplication by 8.

RLAM.A #3,R5 $; R5 = R5 \times 8$ 19 15 0 0000 С **MSB** LSB 19 0 **MSB** LSB

Figure 5-44. Rotate Left Arithmetically—RLAM[.W] and RLAM.A



* RLAX.A Rotate left arithmetically address-word

* RLAX.[W] Rotate left arithmetically word
* RLAX.B Rotate left arithmetically byte

Syntax RLAX.A dst

RLAX dst or RLAX.W dst

RLAX.B dst

Operation $C \leftarrow MSB \leftarrow MSB-1 \dots LSB+1 \leftarrow LSB \leftarrow 0$

Emulation ADDX.Adst,dst

ADDX dst,dst
ADDX.B dst,dst

Description The destination operand is shifted left one position as shown in Figure 5-45. The MSB

is shifted into the carry bit (C) and the LSB is filled with 0. The RLAX instruction acts as

a signed multiplication by 2.

Status Bits N: Set if result is negative, reset if positive

Z: Set if result is zero, reset otherwise

C: Loaded from the MSB

V: Set if an arithmetic overflow occurs: the initial value is 040000h ≤ dst < 0C0000h; reset otherwise

Set if an arithmetic overflow occurs: the initial value is 04000h ≤ dst < 0C000h; reset otherwise

Set if an arithmetic overflow occurs: the initial value is $040h \le dst < 0C0h$; reset otherwise

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

Example The 20-bit value in R7 is multiplied by 2

RLAX.A R7 ; Shift left R7 (20-bit)



Figure 5-45. Destination Operand-Arithmetic Shift Left



* RLCX.A Rotate left through carry address-word

* RLCX.[W] Rotate left through carry word * RLCX.B Rotate left through carry byte

Syntax RLCX.A dst

RLCX dst or RLCX.W dst

RLCX.B dst

Operation $C \leftarrow MSB \leftarrow MSB-1 \dots LSB+1 \leftarrow LSB \leftarrow C$

Emulation ADDCX.A dst.dst

> ADDCX dst, dst ADDCX.B dst, dst

The destination operand is shifted left one position as shown in Figure 5-46. The carry Description

bit (C) is shifted into the LSB and the MSB is shifted into the carry bit (C).

Status Bits N: Set if result is negative, reset if positive

> Z: Set if result is zero, reset otherwise

C: Loaded from the MSB

V: Set if an arithmetic overflow occurs: the initial value is 040000h ≤ dst < 0C0000h; reset otherwise

Set if an arithmetic overflow occurs: the initial value is 04000h ≤ dst < 0C000h; reset otherwise

Set if an arithmetic overflow occurs: the initial value is $040h \le dst < 0C0h$; reset otherwise

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

Example The 20-bit value in R5 is shifted left one position.

> RLCX.A R5 ; $(R5 \times 2) + C -> R5$

Example The RAM byte LEO is shifted left one position. PC is pointing to upper memory.

RLCX.B LEO ; $RAM(LEO) \times 2 + C \rightarrow RAM(LEO)$




Figure 5-46. Destination Operand-Carry Left Shift



RRAM.A Rotate right arithmetically the 20-bit CPU register content
RRAM.[W] Rotate right arithmetically the 16-bit CPU register content

RRAM.W #n,Rdst or RRAM #n,Rdst $1 \le n \le 4$

 $\textbf{Operation} \qquad \qquad \text{MSB} \rightarrow \text{MSB} \rightarrow \text{MSB-1} \ ... \ \text{LSB+1} \rightarrow \text{LSB} \rightarrow \text{C}$

Description The destination operand is shifted right arithmetically by one, two, three, or four bit

positions as shown in Figure 5-47. The MSB retains its value (sign). RRAM operates equal to a signed division by 2/4/8/16. The MSB is retained and shifted into MSB-1. The LSB+1 is shifted into the LSB, and the LSB is shifted into the carry bit C. The word

instruction RRAM.W clears the bits Rdst.19:16.

Note: This instruction does not use the extension word.

Status Bits N: Set if result is negative

.A: Rdst.19 = 1, reset if Rdst.19 = 0 .W: Rdst.15 = 1, reset if Rdst.15 = 0

Z: Set if result is zero, reset otherwise

C: Loaded from the LSB (n = 1), LSB+1 (n = 2), LSB+2 (n = 3), or LSB+3 (n = 4)

V: Reset

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

Example The signed 20-bit number in R5 is shifted arithmetically right two positions.

RRAM.A #2,R5 ; R5/4 -> R5

Example The signed 20-bit value in R15 is multiplied by 0.75. $(0.5 + 0.25) \times R15$.

```
PUSHM.A
            #1,R15
                               ; Save extended R15 on stack
RRAM.A
            #1,R15
                              ; R15 y 0.5 -> R15
            @SP+,R15
                              ; R15 y 0.5 + R15 = 1.5 y R15 -> R15
ADDX.A
                              ; (1.5 \text{ y R15}) \text{ y } 0.5 = 0.75 \text{ y R15} \rightarrow \text{R15}
RRAM.A
            #1,R15
            19
                             15
              0000
                            MSB
                                                                           LSB
               19
                                                                            0
              MSB
                                                                           LSB
```

Figure 5-47. Rotate Right Arithmetically RRAM[.W] and RRAM.A



RRAX.A Rotate right arithmetically the 20-bit operand Rotate right arithmetically the 16-bit operand RRAX.[W] Rotate right arithmetically the 8-bit operand RRAX.B

Syntax RRAX.A Rdst

> RRAX.W Rdst RRAX Rdst RRAX.B Rdst RRAX.A dst

RRAX dst or RRAX.W dst

RRAX.B dst

Operation $MSB \rightarrow MSB \rightarrow MSB-1 \dots LSB+1 \rightarrow LSB \rightarrow C$

Description Register mode for the destination: the destination operand is shifted right by one bit

> position as shown in Figure 5-48. The MSB retains its value (sign). The word instruction RRAX.W clears the bits Rdst.19:16, the byte instruction RRAX.B clears the bits Rdst.19:8. The MSB retains its value (sign), the LSB is shifted into the carry bit. RRAX

here operates equal to a signed division by 2.

All other modes for the destination: the destination operand is shifted right arithmetically by one bit position as shown in Figure 5-49. The MSB retains its value (sign), the LSB is shifted into the carry bit. RRAX here operates equal to a signed division by 2. All addressing modes, with the exception of the Immediate mode, are possible in the full memory.

Status Bits N: Set if result is negative, reset if positive

> .A: dst.19 = 1. reset if dst.19 = 0.W: dst.15 = 1, reset if dst.15 = 0.B: dst.7 = 1, reset if dst.7 = 0

Z: Set if result is zero, reset otherwise

C: Loaded from the LSB

V: Reset

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

The signed 20-bit number in R5 is shifted arithmetically right four positions. **Example**

RPT #4 ; R5/16 -> R5 RRAX.A R5

Example The signed 8-bit value in EDE is multiplied by 0.5.






Figure 5-48. Rotate Right Arithmetically RRAX(.B,.A) - Register Mode




Figure 5-49. Rotate Right Arithmetically RRAX(.B,.A) – Non-Register Mode



RRCM.A Rotate right through carry the 20-bit CPU register content RRCM.[W] Rotate right through carry the 16-bit CPU register content

Syntax RRCM.A #n, Rdst $1 \le n \le 4$

> $1 \le n \le 4$ RRCM.W #n, Rdst or RRCM #n, Rdst

Operation $C \rightarrow MSB \rightarrow MSB-1 \dots LSB+1 \rightarrow LSB \rightarrow C$

Description The destination operand is shifted right by one, two, three, or four bit positions as

shown in Figure 5-50. The carry bit C is shifted into the MSB, the LSB is shifted into the

carry bit. The word instruction RRCM.W clears the bits Rdst.19:16.

Note: This instruction does not use the extension word.

Status Bits Set if result is negative

> .A: Rdst.19 = 1, reset if Rdst.19 = 0.W: Rdst.15 = 1, reset if Rdst.15 = 0

Z: Set if result is zero, reset otherwise

C: Loaded from the LSB (n = 1), LSB+1 (n = 2), LSB+2 (n = 3), or LSB+3 (n = 4)

V: Reset

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

The address-word in R5 is shifted right by three positions. The MSB-2 is loaded with 1. **Example**

```
SETC
                    ; Prepare carry for MSB-2
                    ; R5 = R5 3 + 20000h
RRCM.A
         #3,R5
```

Example

The word in R6 is shifted right by two positions. The MSB is loaded with the LSB. The MSB-1 is loaded with the contents of the carry flag.




Figure 5-50. Rotate Right Through Carry RRCM[.W] and RRCM.A



RRCX.A Rotate right through carry the 20-bit operand RRCX.[W] Rotate right through carry the 16-bit operand RRCX.B Rotate right through carry the 8-bit operand

Syntax RRCX.A Rdst

RRCX.W Rdst RRCX Rdst RRCX.B Rdst RRCX.A dst

RRCX dst or RRCX.W dst

RRCX.B dst

Description Register mode for the destination: the destination operand is shifted right by one bit

position as shown in Figure 5-51. The word instruction RRCX.W clears the bits Rdst.19:16, the byte instruction RRCX.B clears the bits Rdst.19:8. The carry bit C is shifted into the MSB, the LSB is shifted into the carry bit.

All other modes for the destination: the destination operand is shifted right by one bit position as shown in Figure 5-52. The carry bit C is shifted into the MSB, the LSB is shifted into the carry bit. All addressing modes, with the exception of the Immediate

mode, are possible in the full memory.

Status Bits N: Set if result is negative

.A: dst.19 = 1, reset if dst.19 = 0 .W: dst.15 = 1, reset if dst.15 = 0 .B: dst.7 = 1, reset if dst.7 = 0

Z: Set if result is zero, reset otherwise

C: Loaded from the LSB

V: Reset

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

Example The 20-bit operand at address EDE is shifted right by one position. The MSB is loaded

with 1.

SETC ; Prepare carry for MSB RRCX.A EDE ; EDE = EDE 1 + 80000h

Example The word in R6 is shifted right by 12 positions.






Figure 5-51. Rotate Right Through Carry RRCX(.B,.A) – Register Mode




Figure 5-52. Rotate Right Through Carry RRCX(.B,.A) - Non-Register Mode



RRUM.A Rotate right through carry the 20-bit CPU register content
RRUM.[W] Rotate right through carry the 16-bit CPU register content

Syntax RRUM. A #n, Rdst $1 \le n \le 4$

RRUM.W #n,Rdst or RRUM #n,Rdst $1 \le n \le 4$

 $\textbf{Operation} \qquad \qquad 0 \rightarrow \text{MSB} \rightarrow \text{MSB-1} \ ... \ \text{LSB+1} \rightarrow \text{LSB} \rightarrow \text{C}$

Description The destination operand is shifted right by one, two, three, or four bit positions as

shown in Figure 5-53. Zero is shifted into the MSB, the LSB is shifted into the carry bit. RRUM works like an unsigned division by 2, 4, 8, or 16. The word instruction RRUM.W

clears the bits Rdst.19:16.

Note: This instruction does not use the extension word.

Status Bits N: Set if result is negative

.A: Rdst.19 = 1, reset if Rdst.19 = 0 .W: Rdst.15 = 1, reset if Rdst.15 = 0

Z: Set if result is zero, reset otherwise

C: Loaded from the LSB (n = 1), LSB+1 (n = 2), LSB+2 (n = 3), or LSB+3 (n = 4)

V: Reset

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

Example The unsigned address-word in R5 is divided by 16.

RRUM.A #4,R5 ; R5 = R5 4. R5/16

Example The word in R6 is shifted right by one bit. The MSB R6.15 is loaded with 0.

RRUM.W #1,R6 ; R6 = R6/2.R6.19:15 = 0

19 16 15 0

C 0000 MSB LSB

19 0

LSB

Figure 5-53. Rotate Right Unsigned RRUM[.W] and RRUM.A



RRUX.A Shift right unsigned the 20-bit CPU register content Shift right unsigned the 16-bit CPU register content RRUX.[W] **RRUX.B** Shift right unsigned the 8-bit CPU register content

Syntax RRUX.A Rdst

> RRUX.W Rdst RRUX Rdst RRUX.B Rdst

 $C=0 \rightarrow MSB \rightarrow MSB-1 \dots LSB+1 \rightarrow LSB \rightarrow C$ Operation

Description RRUX is valid for register mode only: the destination operand is shifted right by one bit

position as shown in Figure 5-54. The word instruction RRUX.W clears the bits Rdst.19:16. The byte instruction RRUX.B clears the bits Rdst.19:8. Zero is shifted into

the MSB, the LSB is shifted into the carry bit.

Status Bits N: Set if result is negative

> .A: dst.19 = 1, reset if dst.19 = 0.W: dst.15 = 1, reset if dst.15 = 0

.B: dst.7 = 1, reset if dst.7 = 0


Z: Set if result is zero, reset otherwise

C: Loaded from the LSB

V: Reset

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

The word in R6 is shifted right by 12 positions. **Example**






Figure 5-54. Rotate Right Unsigned RRUX(.B,.A) - Register Mode



* SBCX.A Subtract borrow (.NOT. carry) from destination address-word

* **SBCX.[W]** Subtract borrow (.NOT. carry) from destination word * **SBCX.B** Subtract borrow (.NOT. carry) from destination byte

Syntax SBCX.Adst

SBCX dst or SBCX.W dst

SBCX.B dst

Operation $dst + 0FFFFFh + C \rightarrow dst$

 $dst + 0FFFFh + C \rightarrow dst$ $dst + 0FFh + C \rightarrow dst$

Emulation SBCX.A #0,dst

SBCX #0,dst SBCX.B #0,dst

Description The carry bit (C) is added to the destination operand minus one. The previous contents

of the destination are lost.

Status Bits N: Set if result is negative, reset if positive

Z: Set if result is zero, reset otherwise

C: Set if there is a carry from the MSB of the result, reset otherwise

Set to 1 if no borrow, reset if borrow

/: Set if an arithmetic overflow occurs, reset otherwise

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

Example The 8-bit counter pointed to by R13 is subtracted from a 16-bit counter pointed to by

R12.

SUBX.B @R13,0(R12) ; Subtract LSDs SBCX.B 1(R12) ; Subtract carry from MSD

Note: Borrow implementation

The borrow is treated as a .NOT. carry:

Yes 0
No 1



SUBX.A Subtract source address-word from destination address-word

SUBX.[W] Subtract source word from destination word SUBX.B Subtract source byte from destination byte

Syntax SUBX.A src,dst

SUBX src, dst or SUBX.W src, dst

SUBX.B src,dst

Operation (.not. src) + 1 + dst \rightarrow dst or dst – src \rightarrow dst

Description The source operand is subtracted from the destination operand. This is done by adding

the 1s complement of the source + 1 to the destination. The source operand is not affected. The result is written to the destination operand. Both operands may be located

in the full address space.

Status Bits N: Set if result is negative (src > dst), reset if positive ($src \le dst$)

Z: Set if result is zero (src = dst), reset otherwise (src \neq dst)

C: Set if there is a carry from the MSB, reset otherwise

V: Set if the subtraction of a negative source operand from a positive destination operand delivers a negative result, or if the subtraction of a positive source operand from a negative destination operand delivers a positive result, reset otherwise (no overflow)

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

Example A 20-bit constant 87654h is subtracted from EDE (LSBs) and EDE+2 (MSBs).

```
SUBX.A #87654h,EDE ; Subtract 87654h from EDE+2 EDE
```

Example

A table word pointed to by R5 (20-bit address) is subtracted from R7. Jump to label TONI if R7 contains zero after the instruction. R5 is auto-incremented by two. R7.19:16 = 0.

```
SUBX.W @R5+,R7 ; Subtract table number from R7. R5 + 2 JZ TONI ; R7 = @R5 (before subtraction) ... ; R7 <> @R5 (before subtraction)
```

Example

Byte CNT is subtracted from the byte R12 points to in the full address space. Address of CNT is within PC \pm 512 K.

```
SUBX.B CNT,0(R12) ; Subtract CNT from @R12
```

Note: Use SUBA for the following two cases for better density and execution.

```
SUBX.A Rsrc,Rdst
SUBX.A #imm20,Rdst
```



SUBCX.A

Subtract source address-word with carry from destination address-word

SUBCX.[W]

Subtract source word with carry from destination word Subtract source byte with carry from destination byte

Syntax

SUBCX.A src,dst

SUBCX src, dst or SUBCX.W src, dst

SUBCX.B src,dst

Operation

(.not. src) + C + dst \rightarrow dst or dst - (src - 1) + C \rightarrow dst

Description

The source operand is subtracted from the destination operand. This is made by adding the 1s complement of the source + carry to the destination. The source operand is not affected, the result is written to the destination operand. Both operands may be located in the full address space.

Status Bits

N: Set if result is negative (MSB = 1), reset if positive (MSB = 0)

Z: Set if result is zero, reset otherwise

C: Set if there is a carry from the MSB, reset otherwise

V: Set if the subtraction of a negative source operand from a positive destination operand delivers a negative result, or if the subtraction of a positive source operand from a negative destination operand delivers a positive result, reset otherwise (no overflow).

Mode Bits

OSCOFF, CPUOFF, and GIE are not affected.

Example

A 20-bit constant 87654h is subtracted from R5 with the carry from the previous instruction.

```
SUBCX.A #87654h,R5 ; Subtract 87654h + C from R5
```

Example

A 48-bit number (3 words) pointed to by R5 (20-bit address) is subtracted from a 48-bit counter in RAM, pointed to by R7. R5 auto-increments to point to the next 48-bit number.

```
SUBX.W @R5+,0(R7) ; Subtract LSBs. R5 + 2 
SUBCX.W @R5+,2(R7) ; Subtract MIDs with C. R5 + 2 
SUBCX.W @R5+,4(R7) ; Subtract MSBs with C. R5 + 2
```

Example

Byte CNT is subtracted from the byte R12 points to. The carry of the previous instruction is used. 20-bit addresses.

```
SUBCX.B &CNT,0(R12); Subtract byte CNT from @R12
```

CPUX



SWPBX.A Swap bytes of lower word

SWPBX.[W] Swap bytes of word

Syntax SWPBX.A dst

SWPBX dst or SWPBX.W dst

Operation dst.15:8 ↔ dst.7:0

Description Register mode: Rn.15:8 are swapped with Rn.7:0. When the .A extension is used,

Rn.19:16 are unchanged. When the .W extension is used, Rn.19:16 are cleared.

Other modes: When the .A extension is used, bits 31:20 of the destination address are cleared, bits 19:16 are left unchanged, and bits 15:8 are swapped with bits 7:0. When the .W extension is used, bits 15:8 are swapped with bits 7:0 of the addressed word.

Status Bits Status bits are not affected.


Mode Bits OSCOFF, CPUOFF, and GIE are not affected. **Example** Exchange the bytes of RAM address-word EDE

> MOVX.A #23456h, &EDE ; 23456h -> EDE SWPBX.A EDE 25634h -> EDE

Example Exchange the bytes of R5

MOVA ; 23456h -> R5 #23456h,R5 SWPBX.W R5 05634h -> R5

Before SWPBX.A






Figure 5-55. Swap Bytes SWPBX.A Register Mode

Before SWPBX.A



After SWPBX.A




Figure 5-56. Swap Bytes SWPBX.A In Memory






Figure 5-57. Swap Bytes SWPBX[.W] Register Mode



Figure 5-58. Swap Bytes SWPBX[.W] In Memory



SXTX.A Extend sign of lower byte to address-word

SXTX.[W] Extend sign of lower byte to word

Syntax SXTX.A dst

SXTX dst or SXTX.W dst

Operation dst.7 \rightarrow dst.15:8, Rdst.7 \rightarrow Rdst.19:8 (Register mode)

Description Register mode: The sign of the low byte of the operand (Rdst.7) is extended into the bits

Rdst.19:8.

Other modes: SXTX.A: the sign of the low byte of the operand (dst.7) is extended into

dst.19:8. The bits dst.31:20 are cleared.

SXTX[.W]: the sign of the low byte of the operand (dst.7) is extended into dst.15:8.

Status Bits N: Set if result is negative, reset otherwise

Z: Set if result is zero, reset otherwise

C: Set if result is not zero, reset otherwise (C = .not.Z)

V: Reset


Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

Example The signed 8-bit data in EDE.7:0 is sign extended to 20 bits: EDE.19:8. Bits 31:20

located in EDE+2 are cleared.

SXTX.A &EDE ; Sign extended EDE -> EDE+2/EDE

SXTX.A Rdst







Figure 5-59. Sign Extend SXTX.A





SXTX[.W] dst



Figure 5-60. Sign Extend SXTX[.W]



* TSTX.A Test destination address-word

* TSTX.[W] Test destination word
* TSTX.B Test destination byte

Syntax TSTX.A dst

TSTX dst or TSTX.W dst

TSTX.B dst

Operation dst + 0FFFFFh + 1

dst + 0FFFFh + 1dst + 0FFh + 1

Emulation CMPX.A #0,dst

CMPX #0,dst
CMPX.B #0,dst

Description The destination operand is compared with zero. The status bits are set according to the

result. The destination is not affected.

Status Bits N: Set if destination is negative, reset if positive

Z: Set if destination contains zero, reset otherwise

C: Set V: Reset

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

Example RAM byte LEO is tested; PC is pointing to upper memory. If it is negative, continue at

LEONEG; if it is positive but not zero, continue at LEOPOS.

TSTX.B LEO ; Test LEO

JN LEONEG ; LEO is negative

JZ LEOZERO ; LEO is zero

LEOPOS ; LEO is positive but not zero

LEONEG ; LEO is negative LEOZERO ; LEO is zero



XORX.A Exclusive OR source address-word with destination address-word

XORX.[W] Exclusive OR source word with destination word XORX.B Exclusive OR source byte with destination byte

Syntax XORX.A src, dst

XORX src, dst or XORX.W src, dst

XORX.B src,dst

Operation $src.xor.dst \rightarrow dst$

Description The source and destination operands are exclusively ORed. The result is placed into

> the destination. The source operand is not affected. The previous contents of the destination are lost. Both operands may be located in the full address space.

Status Bits N: Set if result is negative (MSB = 1), reset if positive (MSB = 0)

> **Z**: Set if result is zero, reset otherwise

C: Set if result is not zero, reset otherwise (carry = .not. Zero)

V: Set if both operands are negative (before execution), reset otherwise

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

Example Toggle bits in address-word CNTR (20-bit data) with information in address-word TONI

(20-bit address)

TONI, & CNTR XORX.A ; Toggle bits in CNTR

Example A table word pointed to by R5 (20-bit address) is used to toggle bits in R6.

XORX.W @R5,R6 ; Toggle bits in R6. R6.19:16 = 0

Example Reset to zero those bits in the low byte of R7 that are different from the bits in byte EDE

(20-bit address)

; Set different bits to 1 in R7 XORX.B EDE, R7 INV.B ; Invert low byte of R7. R7.19:8 = 0.

5.6.4 Address Instructions

MSP430X address instructions are instructions that support 20-bit operands but have restricted addressing modes. The addressing modes are restricted to the Register mode and the Immediate mode, except for the MOVA instruction. Restricting the addressing modes removes the need for the additional extension-word op-code improving code density and execution time. The MSP430X address instructions are listed and described in the following pages.





ADDA Add 20-bit source to a 20-bit destination register

Syntax ADDA Rsrc, Rdst

ADDA #imm20,Rdst

Operation $\operatorname{src} + \operatorname{Rdst} \to \operatorname{Rdst}$

Description The 20-bit source operand is added to the 20-bit destination CPU register. The previous

contents of the destination are lost. The source operand is not affected.

Status Bits N: Set if result is negative (Rdst.19 = 1), reset if positive (Rdst.19 = 0)

Z: Set if result is zero, reset otherwise

C: Set if there is a carry from the 20-bit result, reset otherwise

V: Set if the result of two positive operands is negative, or if the result of two negative

numbers is positive, reset otherwise

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

Example R5 is increased by 0A4320h. The jump to TONI is performed if a carry occurs.

ADDA #0A4320h,R5 ; Add A4320h to 20-bit R5

JC TONI ; Jump on carry ; No carry occurred



* **BRA** Branch to destination

Description An unconditional branch is taken to a 20-bit address anywhere in the full address

space. All seven source addressing modes can be used. The branch instruction is an address-word instruction. If the destination address is contained in a memory location

X, it is contained in two ascending words: X (LSBs) and (X + 2) (MSBs).

Status Bits N: Not affected

Z: Not affectedC: Not affectedV: Not affected

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

Examples Examples for all addressing modes are given.

Immediate mode: Branch to label EDE located anywhere in the 20-bit address space or

branch directly to address.

BRA #EDE ; MOVA #imm20,PC

BRA #01AA04h

Symbolic mode: Branch to the 20-bit address contained in addresses EXEC (LSBs) and EXEC+2 (MSBs). EXEC is located at the address (PC + X) where X is within +32 K.

Indirect addressing.

BRA EXEC ; MOVA z16(PC),PC

Note: If the 16-bit index is not sufficient, a 20-bit index may be used with the following

instruction.

MOVX.A EXEC,PC ; 1M byte range with 20-bit index

Absolute mode: Branch to the 20-bit address contained in absolute addresses EXEC

(LSBs) and EXEC+2 (MSBs). Indirect addressing.

BRA &EXEC ; MOVA &abs20,PC

Register mode: Branch to the 20-bit address contained in register R5. Indirect R5.

BRA R5 ; MOVA R5, PC

Indirect mode: Branch to the 20-bit address contained in the word pointed to by register

R5 (LSBs). The MSBs have the address (R5 + 2). Indirect, indirect R5.

BRA @R5 ; MOVA @R5,PC

Indirect, Auto-Increment mode: Branch to the 20-bit address contained in the words pointed to by register R5 and increment the address in R5 afterwards by 4. The next time the S/W flow uses R5 as a pointer, it can alter the program execution due to access to the next address in the table pointed to by R5. Indirect, indirect R5.



BRA @R5+ ; MOVA @R5+,PC. R5 + 4

Indexed mode: Branch to the 20-bit address contained in the address pointed to by register (R5 + X) (e.g., a table with addresses starting at X). (R5 + X) points to the LSBs, (R5 + X + 2) points to the MSBs of the address. X is within R5 + 32 K. Indirect, indirect (R5 + X).

BRA X(R5) ; MOVA z16(R5), PC

Note: If the 16-bit index is not sufficient, a 20-bit index X may be used with the following instruction:

MOVX.A X(R5),PC ; 1M byte range with 20-bit index



CALLA Call a subroutine

Syntax CALLA dst

Operation dst → tmp 20-bit dst is evaluated and stored

 $SP - 2 \rightarrow SP$

PC.19:16 → @SP updated PC with return address to TOS (MSBs)

 $SP - 2 \rightarrow SP$

 $PC.15:0 \rightarrow @SP \text{ updated PC to TOS (LSBs)}$

tmp → PC saved 20-bit dst to PC

Description A subroutine call is made to a 20-bit address anywhere in the full address space. All

> seven source addressing modes can be used. The call instruction is an address-word instruction. If the destination address is contained in a memory location X, it is contained in two ascending words, X (LSBs) and (X + 2) (MSBs). Two words on the stack are needed for the return address. The return is made with the instruction RETA.

Status Bits N: Not affected

> Z: Not affected C: Not affected V: Not affected

OSCOFF, CPUOFF, and GIE are not affected. **Mode Bits**

Examples Examples for all addressing modes are given.

Immediate mode: Call a subroutine at label EXEC or call directly an address.

#EXEC CALLA ; Start address EXEC CALLA #01AA04h ; Start address 01AA04h

> Symbolic mode: Call a subroutine at the 20-bit address contained in addresses EXEC (LSBs) and EXEC+2 (MSBs). EXEC is located at the address (PC + X) where X is

within +32 K. Indirect addressing.

CALLA ; Start address at @EXEC. z16(PC)

> Absolute mode: Call a subroutine at the 20-bit address contained in absolute addresses EXEC (LSBs) and EXEC+2 (MSBs). Indirect addressing.

CALLA &EXEC ; Start address at @EXEC

Register mode: Call a subroutine at the 20-bit address contained in register R5. Indirect

R5.

R5 CALLA ; Start address at @R5

> Indirect mode: Call a subroutine at the 20-bit address contained in the word pointed to by register R5 (LSBs). The MSBs have the address (R5 + 2). Indirect, indirect R5.

CALLA @R5 ; Start address at @R5

> Indirect, Auto-Increment mode: Call a subroutine at the 20-bit address contained in the words pointed to by register R5 and increment the 20-bit address in R5 afterwards by 4. The next time the S/W flow uses R5 as a pointer, it can alter the program execution due to access to the next word address in the table pointed to by R5. Indirect, indirect R5.



CALLA @R5+

; Start address at @R5. R5 + 4

Indexed mode: Call a subroutine at the 20-bit address contained in the address pointed to by register (R5 + X); e.g., a table with addresses starting at X. (R5 + X) points to the LSBs, (R5 + X + 2) points to the MSBs of the word address. X is within R5 +32 K. Indirect, indirect (R5 + X).

CALLA X(R5) ; Start address at @(R5+X). z16(R5)



* CLRA Clear 20-bit destination register

Emulation MOVA #0, Rdst

Description The destination register is cleared.

Status Bits Status bits are not affected.

Example The 20-bit value in R10 is cleared.

CLRA R10 ; 0 -> R10



CMPA Compare the 20-bit source with a 20-bit destination register

Syntax CMPA Rsrc, Rdst

CMPA #imm20,Rdst

Operation (.not. src) + 1 + Rdst or Rdst - src

Description The 20-bit source operand is subtracted from the 20-bit destination CPU register. This

is made by adding the 1s complement of the source + 1 to the destination register. The

result affects only the status bits.

Status Bits N: Set if result is negative (src > dst), reset if positive ($src \le dst$)

Z: Set if result is zero (src = dst), reset otherwise (src \neq dst)

C: Set if there is a carry from the MSB, reset otherwise

V: Set if the subtraction of a negative source operand from a positive destination operand delivers a negative result, or if the subtraction of a positive source operand from a negative destination operand delivers a positive result, reset

otherwise (no overflow)

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

Example A 20-bit immediate operand and R6 are compared. If they are equal, the program

continues at label EQUAL.

CMPA #12345h, R6 ; Compare R6 with 12345h

Example The 20-bit values in R5 and R6 are compared. If R5 is greater than (signed) or equal to

R6, the program continues at label GRE.

CMPA R6,R5 ; Compare R6 with R5 (R5 - R6)

JGE GRE ; R5 >= R6 ... ; R5 < R6



* **DECDA** Double-decrement 20-bit destination register

Description The destination register is decremented by two. The original contents are lost.

Status Bits N: Set if result is negative, reset if positive

Z: Set if Rdst contained 2, reset otherwise

C: Reset if Rdst contained 0 or 1, set otherwise

V: Set if an arithmetic overflow occurs, otherwise reset

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

Example The 20-bit value in R5 is decremented by 2.

DECDA R5 ; Decrement R5 by two



* **INCDA** Double-increment 20-bit destination register

SyntaxINCDA RdstOperationRdst + 2 \rightarrow RdstEmulationADDA #2, Rdst

Description The destination register is incremented by two. The original contents are lost.

Status Bits N: Set if result is negative, reset if positive

Z: Set if Rdst contained 0FFFEh, reset otherwise Set if Rdst contained 0FFFEh, reset otherwise Set if Rdst contained 0FEh, reset otherwise

C: Set if Rdst contained 0FFFEh or 0FFFFh, reset otherwise Set if Rdst contained 0FFFEh or 0FFFh, reset otherwise Set if Rdst contained 0FEh or 0FFh, reset otherwise

V: Set if Rdst contained 07FFFh or 07FFFh, reset otherwise Set if Rdst contained 07FFh or 07FFh, reset otherwise Set if Rdst contained 07Fh or 07Fh, reset otherwise

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

Example The 20-bit value in R5 is incremented by two.

INCDA R5 ; Increment R5 by two



MOVA Move the 20-bit source to the 20-bit destination

Syntax MOVA Rsrc, Rdst

MOVA #imm20,Rdst
MOVA z16(Rsrc),Rdst

MOVA EDE, Rdst
MOVA & abs20, Rdst
MOVA @Rsrc, Rdst
MOVA @Rsrc+, Rdst
MOVA Rsrc, z16(Rdst)
MOVA Rsrc, & abs20

Operation $\operatorname{src} \to \operatorname{Rdst}$

 $Rsrc \rightarrow dst$

Description The 20-bit source operand is moved to the 20-bit destination. The source operand is not

affected. The previous content of the destination is lost.

Status Bits N: Not affected

Z: Not affectedC: Not affectedV: Not affected

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

Examples Copy 20-bit value in R9 to R8

MOVA R9, R8 ; R9 -> R8

Write 20-bit immediate value 12345h to R12 MOVA #12345h,R12 ; 12345h -> R12

Copy 20-bit value addressed by (R9 + 100h) to R8. Source operand in addresses (R9 + 100h) LSBs and (R9 + 102h) MSBs.

MOVA 100h(R9),R8 ; Index: + 32 K. 2 words transferred

Move 20-bit value in 20-bit absolute addresses EDE (LSBs) and EDE+2 (MSBs) to R12

MOVA &EDE,R12 ; &EDE -> R12. 2 words transferred

Move 20-bit value in 20-bit addresses EDE (LSBs) and EDE+2 (MSBs) to R12. PC index \pm 32 K.

MOVA EDE,R12 ; EDE -> R12. 2 words transferred

Copy 20-bit value R9 points to (20 bit address) to R8. Source operand in addresses @R9 LSBs and @(R9 + 2) MSBs.

MOVA @R9,R8 ; @R9 -> R8. 2 words transferred

Copy 20-bit value R9 points to (20 bit address) to R8. R9 is incremented by four afterwards. Source operand in addresses @R9 LSBs and @(R9 + 2) MSBs.



MOVA @R9+,R8 ; @R9 -> R8. R9 + 4. 2 words transferred.

Copy 20-bit value in R8 to destination addressed by (R9 + 100h). Destination operand in addresses @(R9 + 100h) LSBs and @(R9 + 102h) MSBs.

MOVA R8,100h(R9) ; Index: +- 32 K. 2 words transferred

Move 20-bit value in R13 to 20-bit absolute addresses EDE (LSBs) and EDE+2 (MSBs)

MOVA R13, &EDE ; R13 -> EDE. 2 words transferred

Move 20-bit value in R13 to 20-bit addresses EDE (LSBs) and EDE+2 (MSBs). PC index \pm 32 K.

MOVA R13,EDE ; R13 -> EDE. 2 words transferred



* **RETA** Return from subroutine

Syntax RETA

Operation @SP \rightarrow PC.15:0 LSBs (15:0) of saved PC to PC.15:0

 $SP + 2 \rightarrow SP$

@SP \rightarrow PC.19:16 MSBs (19:16) of saved PC to PC.19:16

 $SP + 2 \rightarrow SP$

Emulation MOVA @SP+,PC

Description The 20-bit return address information, pushed onto the stack by a CALLA instruction, is

restored to the PC. The program continues at the address following the subroutine call. The SR bits SR.11:0 are not affected. This allows the transfer of information with these

bits.

Status Bits N: Not affected

Z: Not affectedC: Not affectedV: Not affected

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

Example Call a subroutine SUBR from anywhere in the 20-bit address space and return to the

address after the CALLA

CALLA #SUBR ; Call subroutine starting at SUBR

... ; Return by RETA to here

SUBR PUSHM.A #2,R14 ; Save R14 and R13 (20 bit data)

... ; Subroutine code

POPM.A #2,R14 ; Restore R13 and R14 (20 bit data) RETA ; Return (to full address space)

254



* **TSTA** Test 20-bit destination register

Syntax TSTA Rdst

Operation dst + 0FFFFFh + 1

dst + 0FFFFh + 1dst + 0FFh + 1

Emulation CMPA #0, Rdst

Description The destination register is compared with zero. The status bits are set according to the

result. The destination register is not affected.

Status Bits N: Set if destination register is negative, reset if positive

Z: Set if destination register contains zero, reset otherwise

C: Set V: Reset

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

Example The 20-bit value in R7 is tested. If it is negative, continue at R7NEG; if it is positive but

not zero, continue at R7POS.

TSTA R7 ; Test R7

JN R7NEG ; R7 is negative JZ R7ZERO ; R7 is zero

R7POS ; R7 is positive but not zero

R7NEG ; R7 is negative R7ZERO ; R7 is zero



SUBA Subtract 20-bit source from 20-bit destination register

Syntax SUBA Rsrc, Rdst

SUBA #imm20, Rdst

Operation (.not.src) + 1 + Rdst \rightarrow Rdst or Rdst – src \rightarrow Rdst

Description The 20-bit source operand is subtracted from the 20-bit destination register. This is

made by adding the 1s complement of the source + 1 to the destination. The result is

written to the destination register, the source is not affected.

Status Bits N: Set if result is negative (src > dst), reset if positive ($src \le dst$)

Z: Set if result is zero (src = dst), reset otherwise (src \neq dst)

C: Set if there is a carry from the MSB (Rdst.19), reset otherwise

V: Set if the subtraction of a negative source operand from a positive destination operand delivers a negative result, or if the subtraction of a positive source operand from a negative destination operand delivers a positive result, reset

otherwise (no overflow)

Mode Bits OSCOFF, CPUOFF, and GIE are not affected.

Example The 20-bit value in R5 is subtracted from R6. If a carry occurs, the program continues at

label TONI.

SUBA R5,R6 ; R6 - R5 -> R6

JC TONI ; Carry occurred

.. ; No carry

256



Flash Memory Controller

This chapter describes the operation of the flash memory controller.

| Topic | | Page |
|-------|---------------------------|------------|
| 6.1 | Flash Memory Introduction | 258 |
| 6.2 | Flash Memory Segmentation | |
| 6.3 | Flash Memory Operation | 261 |
| 6.4 | Flash Memory Registers | 275 |



6.1 Flash Memory Introduction

The flash memory is byte, word, and long-word addressable and programmable. The flash memory module has an integrated controller that controls programming and erase operations. The module contains three registers, a timing generator, and a voltage generator to supply program and erase voltages. The cumulative high-voltage time must not be exceeded, and each 32-bit word can be written not more than four times (in byte, word, or long word write modes) before another erase cycle (see device-specific data sheet for details).

The flash memory features include:

- Internal programming voltage generation
- Byte, word (2 bytes), and long (4 bytes) programmable
- Ultralow-power operation
- Segment erase, bank erase (device specific), and mass erase
- · Marginal 0 and marginal 1 read modes
- Each bank (device specific) can be erased individually while program execution can proceed in a different flash bank.

Note: Bank operations are not supported on all devices. See the device-specific data sheet for banks supported and their respective sizes.

The block diagram of the flash memory and controller is shown in Figure 6-1.




Figure 6-1. Flash Memory Module Block Diagram



6.2 Flash Memory Segmentation

The flash main memory is partitioned into 512-byte segments. Single bits, bytes, or words can be written to flash memory, but a segment is the smallest size of the flash memory that can be erased.

The flash memory is partitioned into main and information memory sections. There is no difference in the operation of the main and information memory sections. Code and data can be located in either section. The difference between the sections is the segment size.

There are four information memory segments, A through D. Each information memory segment contains 128 bytes and can be erased individually.

The bootstrap loader (BSL) memory consists of four segments, A through D. Each BSL memory segment contains 512 bytes and can be erased individually.

The main memory segment size is 512 byte. See the device-specific data sheet for the start and end addresses of each bank, when available, and for the complete memory map of a device.

Figure 6-2 shows the flash segmentation using an example of 256-KB flash that has four banks of 64 KB (segments A through D) and information memory.




Figure 6-2. 256-KB Flash Memory Segments Example



6.2.1 Segment A

Segment A of the information memory is locked separately from all other segments with the LOCKA bit. If LOCKA = 1, segment A cannot be written or erased, and all information memory is protected from being segment erased. If LOCKA = 0, segment A can be erased and written like any other flash memory segment.

The state of the LOCKA bit is toggled when a 1 is written to it. Writing a 0 to LOCKA has no effect. This allows existing flash programming routines to be used unchanged.

```
; Unlock Info Memory
           #FWKEY+LOCKINFO, &FCTL4 ; Clear LOCKINFO
  BIC
; Unlock SegmentA
        #LOCKA,&FCTL3
SEGA_UNLOCKED
  BIT
                                    ; Test LOCKA
        SEGA_UNLOCKED ; Already unlocked? #FWKEY+LOCKA,&FCTL3 ; No, unlock SegmentA
   JZ
  MOV
SEGA_UNLOCKED
                                     ; Yes, continue
; SegmentA is unlocked
; Lock SegmentA
  BIT #LOCKA,&FCTL3
JNZ SEGA_LOCKED
                                    ; Test LOCKA
                                    ; Already locked?
  MOV #FWKEY+LOCKA,&FCTL3 ; No, lock SegmentA
SEGA_LOCKED
                                     ; Yes, continue
; SegmentA is locked
; Lock Info Memory
```

BIS #FWKEY+LOCKINFO,&FCTL4 ; Set LOCKINFO



6.3 Flash Memory Operation

The default mode of the flash memory is read mode. In read mode, the flash memory is not being erased or written, the flash timing generator and voltage generator are off, and the memory operates identically to ROM.

Read and fetch while erase – The flash memory allows execution of a program from flash while a different flash bank is erased. Data reads are also possible from any flash bank not being erased.

Note: Read and fetch while erase

The read and fetch while erase feature is available in flash memory configurations where more than one flash bank is available. If there is one flash bank available, holding the complete flash program memory, the read from the program memory and information memory and BSL memory during the erase is not provided.

Flash memory is in-system programmable (ISP) without the need for additional external voltage. The CPU can program the flash memory. The flash memory write/erase modes are selected by the BLKWRT, WRT, MERAS, and ERASE bits and are:

- Byte/word/long-word (32-bit) write
- Block write
- Segment erase
- Bank erase (only main memory)
- Mass erase (all main memory banks)
- Read during bank erase (except for the one currently read from)

Reading or writing to flash memory while it is busy programming or erasing (page, mass, or bank) from the same bank is prohibited. Any flash erase or programming can be initiated from within flash memory or RAM.

6.3.1 Erasing Flash Memory

The logical value of an erased flash memory bit is 1. Each bit can be programmed from 1 to 0 individually, but to reprogram from 0 to 1 requires an erase cycle. The smallest amount of flash that can be erased is one segment. There are three erase modes selected by the ERASE and MERAS bits listed in Table 6-1.

Table 6-1. Erase Modes

| MERAS | ERASE | Erase Mode |
|-------|-------|---|
| 0 | 1 | Segment erase |
| 1 | 0 | Bank erase (of one bank) selected by the dummy write address ⁽¹⁾ |
| 1 | 1 | Mass erase (all memory banks, information memory A to D and BSL segments A to D are not erased) |

⁽¹⁾ Bank operations are not supported on all devices. See the device-specific data sheet for support of bank operations.



Erase Cycle www.ti.com

Erase Cycle

An erase cycle is initiated by a dummy write to the address range of the segment to be erased. The dummy write starts the erase operation. Figure 6-3 shows the erase cycle timing. The BUSY bit is set immediately after the dummy write and remains set throughout the erase cycle. BUSY, MERAS, and ERASE are automatically cleared when the cycle completes. The mass erase cycle timing is not dependent on the amount of flash memory present on a device. Erase cycle times are equivalent for all devices.




Figure 6-3. Erase Cycle Timing

Erasing Main Memory

The main memory consists of one or more banks. Each bank can be erased individually (bank erase). All main memory banks can be erased in the mass erase mode.

Erasing Information Memory or Flash Segments

The information memory A to D and the BSL segments A to D can be erased in segment erase mode. They are not erased during a bank erase or a mass erase.



Initiating Erase From Flash

An erase cycle can be initiated from within flash memory. Code can be executed from flash or RAM during a bank erase. The executed code cannot be located in a bank to be erased.

During a segment erase, the CPU is held until the erase cycle completes. After the erase cycle ends, the CPU resumes code execution with the instruction following the dummy write.

When initiating an erase cycle from within flash memory, it is possible to erase the code needed for execution after the erase operation. If this occurs, CPU execution is unpredictable after the erase cycle.

The flow to initiate an erase from flash is shown in Figure 6-4.




Figure 6-4. Erase Cycle From Flash

```
; Segment Erase from flash.
; Assumes Program Memory. Information memory or BSL
; requires LOCKINFO to be cleared as well.
; Assumes ACCVIE = NMIIE = OFIE = 0.
   VOM
        #WDTPW+WDTHOLD, &WDTCTL
                                    ; Disable WDT
L1 BIT
         #BUSY,&FCTL3
                                    ; Test BUSY
   JNZ
         Ь1
                                   ; Loop while busy
   VOM
         #FWKEY,&FCTL3
                                   ; Clear LOCK
        #FWKEY+ERASE,&FCTL1
                                   ; Enable segment erase
   MOV
   CLR
         &0FC10h
                                   ; Dummy write
L2 BIT
         #BUSY,&FCTL3
                                   ; Test BUSY
   JNZ
                                   ; Loop while busy
   MOV
         #FWKEY+LOCK,&FCTL3
                                   ; Done, set LOCK
                                    ; Re-enable WDT?
```



Initiating Erase From RAM

An erase cycle can be initiated from RAM. In this case, the CPU is not held and continues to execute code from RAM. The mass erase (all main memory banks) operation is initiated while executing from RAM. The BUSY bit is used to determine the end of the erase cycle. If the flash is busy completing a bank erase, flash addresses of a different bank can be used to read data or to fetch instructions. While the flash is BUSY, starting an erase cycle or a programming cycle causes an access violation, ACCIFG is set to 1, and the result of the erase operation is unpredictable.

The flow to initiate an erase from flash from RAM is shown in Figure 6-5.




Figure 6-5. Erase Cycle From RAM

```
; segment Erase from RAM.
; Assumes Program Memory. Information memory or BSL
; requires LOCKINFO to be cleared as well.
; Assumes ACCVIE = NMIIE = OFIE = 0.
   MOV
         #WDTPW+WDTHOLD, &WDTCTL
                                     ; Disable WDT
          #BUSY,&FCTL3
   BIT
                                     ; Test BUSY
L1
                                     ; Loop while busy
   JNZ
         T.1
   VOM
          #FWKEY,&FCTL3
                                     ; Clear LOCK
   MOV
          #FWKEY+ERASE,&FCTL1
                                     ; Enable page erase
   CLR
          &0FC10h
                                     ; Dummy write
L2
   BIT
         #BUSY,&FCTL3
                                     ; Test BUSY
   JNZ
                                     ; Loop while busy
         L2
   MOV
         #FWKEY+LOCK,&FCTL3
                                    ; Done, set LOCK
                                     ; Re-enable WDT?
```



www.ti.com Byte/Word Write

6.3.2 Writing Flash Memory

The write modes, selected by the WRT and BLKWRT bits, are listed in Table 6-2.

| Table 6 | -2. | Wri | te | Mo | bc | es |
|---------|-----|-----|----|----|----|----|
|---------|-----|-----|----|----|----|----|

| BLKWRT | WRT | Write Mode |
|--------|-----|-----------------------|
| 0 | 1 | Byte/word write |
| 1 | 0 | Long-word write |
| 1 | 1 | Long-word block write |

The write modes use a sequence of individual write instructions. Using the long-word write mode is approximately twice as fast as the byte/word mode. Using the long-word block write mode is approximately four times faster than byte/word mode, because the voltage generator remains on for the complete block write, and long-words are written in parallel. Any instruction that modifies a destination can be used to modify a flash location in either byte/word write mode, long-word write mode, or block long-word write mode.

The BUSY bit is set while the write operation is active and cleared when the operation completes. If the write operation is initiated from RAM, the CPU must not access flash while BUSY is set to 1. Otherwise, an access violation occurs, ACCVIFG is set, and the flash write is unpredictable.

Byte/Word Write

A byte/word write operation can be initiated from within flash memory or from RAM. When initiating from within flash memory, the CPU is held while the write completes. After the write completes, the CPU resumes code execution with the instruction following the write access. The byte/word write timing is shown in Figure 6-6.




Figure 6-6. Byte/Word/Long-Word Write Timing

When a byte/word write is executed from RAM, the CPU continues to execute code from RAM. The BUSY bit must be zero before the CPU accesses flash again, otherwise an access violation occurs, ACCVIFG is set, and the write result is unpredictable.

In byte/word write mode, the internally-generated programming voltage is applied to the complete 128-byte block. The cumulative programming time, t_{CPT} , must not be exceeded for any block. Each byte or word write adds to the cumulative program time of a segment. If the maximum cumulative program time is reached or exceeded, the segment must be erased. Further programming or using the data returns unpredictable results (see the device-specific data sheet for specifications).



Initiating Byte/Word Write From Flash

The flow to initiate a byte/word write from flash is shown in Figure 6-7.




Figure 6-7. Initiating a Byte/Word Write From Flash

```
; Byte/word write from flash.
; Assumes 0x0FF1E is already erased
; Assumes ACCVIE = NMIIE = OFIE = 0.
  MOV
       MOV
       #FWKEY,&FCTL3
                             ; Clear LOCK
       #FWKEY+WRT,&FCTL1
                             ; Enable write
  MOV
       #0123h,&0FF1Eh
  MOV
                             ; 0123h -> 0x0FF1E
                              ; Done. Clear WRT
  MOV
       #FWKEY,&FCTL1
       #FWKEY+LOCK,&FCTL3
  VOM
                              ; Set LOCK
                              ; Re-enable WDT?
  . . .
```



Initiating Byte/Word Write From RAM

The flow to initiate a byte/word write from RAM is shown in Figure 6-8.




Figure 6-8. Initiating a Byte/Word Write From RAM

```
; Byte/word write from RAM.
; Assumes 0x0FF1E is already erased
; Assumes ACCVIE = NMIIE = OFIE = 0.
   VOM
         #WDTPW+WDTHOLD, &WDTCTL
                                    ; Disable WDT
L1
   BIT
         #BUSY,&FCTL3
                                    ; Test BUSY
                                    ; Loop while busy
   JNZ
         L1
   MOV
         #FWKEY,&FCTL3
                                    ; Clear LOCK
         #FWKEY+WRT,&FCTL1
                                    ; Enable write
   MOV
                                    ; 0123h \rightarrow 0x0FF1E
   VOM
         #0123h,&0FF1Eh
         #BUSY,&FCTL3
L2 BIT
                                    ; Test BUSY
   JNZ
                                   ; Loop while busy
   MOV
         #FWKEY,&FCTL1
                                    ; Clear WRT
   MOV
         #FWKEY+LOCK,&FCTL3
                                   ; Set LOCK
                                    ; Re-enable WDT?
```



Long-Word Write www.ti.com

Long-Word Write

A long-word write operation can be initiated from within flash memory or from RAM. The BUSY bit is set to 1 after 32 bits are written to the flash controller and the programming cycle starts. When initiating from within flash memory, the CPU is held while the write completes. After the write completes, the CPU resumes code execution with the instruction following the write access. The long-word write timing is shown in Figure 6-6.

A long-word consists of four consecutive bytes aligned to at 32-bit address (only the lower two address bits are different). The bytes can be written in any order or any combination of bytes and words. If a byte or word is written more than once, the last data written to the four bytes are stored into the flash memory.

If a write to a flash address outside of the 32-bit address happens before all four bytes are available, the data written so far is discarded, and the latest byte/word written defines the new 32-bit aligned address.

When 32 bits are available, the write cycle is executed. When executing from RAM, the CPU continues to execute code. The BUSY bit must be zero before the CPU accesses flash again, otherwise an access violation occurs, ACCVIFG is set, and the write result is unpredictable.

In long-word write mode, the internally-generated programming voltage is applied to a complete 128-byte block. The cumulative programming time, t_{CPT} , must not be exceeded for any block. Each byte or word write adds to the cumulative program time of a segment. If the maximum cumulative program time is reached or exceeded, the segment must be erased. Further programming or using the data returns unpredictable results.

With each byte or word write, the amount of time the block is subjected to the programming voltage accumulates. If the cumulative programming time is reached or exceeded, the block must be erased before further programming or use (see the device-specific data sheet for specifications).

Initiating Long-Word Write From Flash

The flow to initiate a long-word write from flash is shown in Figure 6-9.




Figure 6-9. Initiating Long-Word Write From Flash

```
; Long-word write from flash.
; Assumes 0x0FF1C and 0x0FF1E is already erased
; Assumes ACCVIE = NMIIE = OFIE = 0.
  MOV
       #WDTPW+WDTHOLD,&WDTCTL ; Disable WDT
  VOM
        #FWKEY,&FCTL3
                                  ; Clear LOCK
  VOM
        #FWKEY+BLKWRT,&FCTL1
                                   ; Enable 2-word write
        #0123h,&0FF1Ch
#45676h,&0FF1Eh
  VOM
                                   ; 0123h -> 0x0FF1C
                                   ; 04567h -> 0x0FF1E
  VOM
  MOV
        #FWKEY,&FCTL1
                                   ; Done. Clear BLKWRT
        #FWKEY+LOCK,&FCTL3
  VOM
                                   ; Set LOCK
                                   ; Re-enable WDT?
   . . .
```



Initiating Long-Word Write From RAM

The flow to initiate a long-word write from RAM is shown in Figure 6-10.




Figure 6-10. Initiating Long-Word Write from RAM

```
; Two 16-bit word writes from RAM.
; Assumes 0x0FF1C and 0x0FF1E is already erased
; Assumes ACCVIE = NMIIE = OFIE = 0.
        #WDTPW+WDTHOLD, &WDTCTL
   VOM
                                   ; Disable WDT
L1
   BIT
         #BUSY,&FCTL3
                                   ; Test BUSY
   JNZ
         L1
                                   ; Loop while busy
   MOV
         #FWKEY,&FCTL3
                                   ; Clear LOCK
         #FWKEY+BLKWRT,&FCTL1
                                  ; Enable write
   MOV
   VOM
         #0123h,&0FF1Ch
                                   ; 0123h -> 0x0FF1C
         #4567h,&0FF1Eh
                                   ; 4567h -> 0x0FF1E
   MOV
L2
   BIT
         #BUSY,&FCTL3
                                   ; Test BUSY
   JNZ
                                   ; Loop while busy
   MOV
         #FWKEY,&FCTL1
                                   ; Clear WRT
                                   ; Set LOCK
   MOV
         #FWKEY+LOCK,&FCTL3
    . . .
                                    ; Re-enable WDT?
```



Block Write www.ti.com

Block Write

The block write can be used to accelerate the flash write process when many sequential bytes or words need to be programmed. The flash programming voltage remains on for the duration of writing the 128-byte row. The cumulative programming time, t_{CPT}, must not be exceeded for any row during a block write.

A block write cannot be initiated from within flash memory. The block write must be initiated from RAM. The BUSY bit remains set throughout the duration of the block write. The WAIT bit must be checked between writing four bytes, or two words, to the block. When WAIT is set, then four bytes, or two 16-bit words, of the block can be written. When writing successive blocks, the BLKWRT bit must be cleared after the current block is completed. BLKWRT can be set initiating the next block write after the required flash recovery time given by t_{END} . BUSY is cleared following each block write completion, indicating the next block can be written. Figure 6-11 shows the block write timing.




Figure 6-11. Block-Write Cycle Timing



Block Write Flow and Example

A block write flow is shown in Figure 6-12 and the following code example.




Figure 6-12. Block Write Flow



```
; Write one block starting at OF000h.
; Must be executed from RAM, Assumes Flash is already erased.
; Assumes ACCVIE = NMIIE = OFIE = 0.
   MOV
        #32,R5
                                    ; Use as write counter
   MOV
        #0F000h,R6
                                   ; Write pointer
         #WDTPW+WDTHOLD, &WDTCTL
   MOV
                                   ; Disable WDT
          #BUSY,&FCTL3
                                    ; Test BUSY
L1 BIT
   JNZ
         L1
                                    ; Loop while busy
          #FWKEY,&FCTL3
   VOM
                                    ; Clear LOCK
          #FWKEY+BLKWRT+WRT,&FCTL1
   MOV
                                    ; Enable block write
L2 MOV
         Write_Value1,0(R6)
                                    ; Write 1st location
         Write_Value2,2(R6)
                                    ; Write 2nd word
   VOM
L3 BIT #WAIT, &FCTL3
                                    ; Test WAIT
   JZ
        L3
                                     ; Loop while WAIT=0
   INCD R6
                                     ; Point to next words
   INCD R6
                                     ; Point to next words
   DEC
        R5
                                     ; Decrement write counter
   JNZ
       L2
                                    ; End of block?
   MOV #FWKEY,&FCTL1
                                    ; Clear WRT, BLKWRT
L4 BIT
                                    ; Test BUSY
         #BUSY,&FCTL3
   JNZ
         T.4
                                    ; Loop while busy
         #FWKEY+LOCK,&FCTL3
   MOV
                                    ; Set LOCK
                                     ; Re-enable WDT if needed
   . . .
```

6.3.3 Flash Memory Access During Write or Erase

When a write or an erase operation is initiated from RAM while BUSY = 1, the CPU may not write to any flash location. Otherwise, an access violation occurs, ACCVIFG is set, and the result is unpredictable.

When a write operation is initiated from within flash memory, the CPU continues code execution with the next instruction fetch after the write cycle completed (BUSY = 0).

The op-code 3FFFh is the JMP PC instruction. This causes the CPU to loop until the flash operation is finished. When the operation is finished and BUSY = 0, the flash controller allows the CPU to fetch the op-code and program execution resumes.

The flash access conditions while BUSY = 1 are listed in Table 6-3.

Table 6-3. Flash Access While Flash is Dusy (BUSY = 1)

| Flash Operation | Flash Access | WAIT | Result |
|---------------------------------------|-------------------|------|--|
| | Read | 0 | From the erased bank: ACCVIFG = 0. 03FFFh is the value read. From any other flash location: ACCVIFG = 0. Valid read. |
| Bank erase | Write | 0 | ACCVIFG = 1. Write is ignored. |
| 2 a.m. o.acc | Instruction fetch | 0 | From the erased bank: ACCVIFG = 0. CPU fetches 03FFFh. This is the JMP PC instruction. From any other flash location: ACCVIFG = 0. Valid instruction fetch. |
| | Read | 0 | ACCVIFG = 0: 03FFFh is the value read. |
| Segment erase | Write | 0 | ACCVIFG = 1: Write is ignored. |
| | Instruction fetch | 0 | ACCVIFG = 0: CPU fetches 03FFFh. This is the JMP PC instruction. |
| | Read | 0 | ACCVIFG = 0: 03FFFh is the value read. |
| Word/byte write or long-word write | Write | 0 | ACCVIFG = 1: Write is ignored. |
| iong word inno | Instruction fetch | 0 | ACCVIFG = 0: CPU fetches 03FFFh. This is the JMP PC instruction. |
| | Any | 0 | ACCVIFG = 1: LOCK = 1, block write is exited. |
| Block write | Read | 1 | ACCVIFG = 0: 03FFFh is the value read. |
| DIOCK WITE | Write | 1 | ACCVIFG = 0: Valid write |
| | Instruction fetch | 1 | ACCVIFG = 1: LOCK = 1, block write is exited |



Interrupts are automatically disabled during any flash operation.

The watchdog timer (in watchdog mode) should be disabled before a flash erase cycle. A reset aborts the erase and the result is unpredictable. After the erase cycle has completed, the watchdog may be reenabled.

6.3.4 Checking Flash memory

The result of a programming cycle of the flash memory can be checked by calculating and storing a checksum (CRC) of parts and/or the complete flash memory content. The CRC module can be used for this purpose (see the device-specific data sheet). During the runtime of the system, the known checksums can be recalculated and compared with the expected values stored in the flash memory. The program checking the flash memory content is executed in RAM. To get an early indication of weak memory cells, reading the flash can be done in combination with the device-specific marginal read modes. The marginal read modes are controlled by the FCTL4.MRG0 and FCTL4.MRG1 register bits if available (device specific).

6.3.5 Configuring and Accessing the Flash Memory Controller

The FCTLx registers are 16-bit password-protected read/write registers. Any read or write access must use word instructions, and write accesses must include the write password 0A5h in the upper byte. Any write to any FCTLx register with a value other than 0A5h in the upper byte is a security key violation, sets the KEYV flag, and triggers a PUC system reset. Any read of any FCTLx registers reads 096h in the upper byte.

Any write to FCTL1 during an erase or byte/word/double-word write operation is an access violation and sets ACCVIFG. Writing to FCTL1 is allowed in block write mode when WAIT = 1, but writing to FCTL1 in block write mode when WAIT = 0 is an access violation and sets ACCVIFG.

Any write to FCTL2 (this register is currently not implemented) when BUSY = 1 is an access violation.

Any FCTLx register may be read when BUSY = 1. A read does not cause an access violation.

6.3.6 Flash Memory Controller Interrupts

The flash controller has two interrupt sources, KEYV and ACCVIFG. ACCVIFG is set when an access violation occurs. When the ACCVIE bit is reenabled after a flash write or erase, a set ACCVIFG flag generates an interrupt request. The ACCVIE bit resides in the the Special Function Register, SFRIE1 (see the *System Resets, Interrupts, and Operating Modes, System Control Module (SYS)* chapter for details). ACCVIFG sources the NMI interrupt vector, so it is not necessary for GIE to be set for ACCVIFG to request an interrupt. ACCVIFG may also be checked by software to determine if an access violation occurred. ACCVIFG must be reset by software.

The key violation flag, KEYV, is set when any of the flash control registers are written with an incorrect password. When this occurs, a PUC is generated immediately, resetting the device.

6.3.7 Programming Flash Memory Devices

There are three options for programming a flash device. All options support in-system programming.

- Program via JTAG
- Program via the BSL
- · Program via a custom solution

Programming Flash Memory Via JTAG

Devices can be programmed via the JTAG port. The JTAG interface requires four signals (five signals on 20- and 28-pin devices), ground, and optionally VCC and RST/NMI.

The JTAG port is protected with a fuse. Blowing the fuse completely disables the JTAG port and is not reversible. Further access to the device via JTAG is not possible For more details see the application report *Programming a Flash-Based MSP430 Using the JTAG Interface* at www.ti.com/msp430.



Programming Flash Memory Via Bootstrap Loader (BSL)

Every flash device contains a BSL. The BSL enables users to read or program the flash memory or RAM using a UART serial interface. Access to the flash memory via the BSL is protected by a 256-bit user-defined password. For more details, see the application report *Features of the MSP430 Bootstrap Loader* at www.ti.com/msp430.

Programming Flash Memory Via Custom Solution

The ability of the MSP430 CPU to write to its own flash memory allows for in-system and external custom programming solutions as shown in Figure 6-13. The user can choose to provide data through any means available (UART, SPI, etc.). User-developed software can receive the data and program the flash memory. Since this type of solution is developed by the user, it can be completely customized to fit the application needs for programming, erasing, or updating the flash memory.




Figure 6-13. User-Developed Programming Solution



6.4 Flash Memory Registers

The flash memory registers are listed in Table 6-4. The base address can be found in the device-specific data sheet. The address offset is given in Table 6-4.

Note:

All registers have word or byte register access. For a generic register *ANYREG*, the suffix "_L" (*ANYREG_L*) refers to the lower byte of the register (bits 0 through 7). The suffix "_H" (*ANYREG_H*) refers to the upper byte of the register (bits 8 through 15).

Table 6-4. Flash Controller Registers

| Register | Short Form | Register Type | Register Access | Address Offset | Initial State |
|------------------------|------------|------------------|--------------------|-------------------|---------------|
| Flash Memory Control 1 | FCTL1 | Read/write | Word | 00h | 9600h |
| | FCTL1_L | Read/Write | Byte | 00h | 00h |
| | FCTL1_H | Read/Write | Byte | 01h | 96h |
| Flash Memory Control 3 | FCTL3 | Read/write | Word | 04h | 9658h |
| | FCTL3_L | Read/Write | Byte | 04h | 58h |
| | FCTL3_H | Read/Write | Byte | 05h | 96h |
| Flash Memory Control 4 | FCTL4 | Read/write | Word | 06h | 9600h |
| | FCTL4_L | Read/Write | Byte | 06h | 00h |
| | FCTL4_H | Read/Write | Byte | 07h | 96h |



Flash Memory Registers www.ti.com

Flash Memory Control 1 Register (FCTL1)

15 14 13 12 11 10 9 8

FRKEY, Read as 096h FWKEY, Must be written as 0A5h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--------|------|------|----------|----------|-------|-------|----------|
| BLKWRT | WRT | SWRT | Reserved | Reserved | MERAS | ERASE | Reserved |
| rw-∩ | rw-∩ | rw-∩ | r-O | r-O | rw-0 | rw-∩ | r-O |

FRKEY/FWKEY

Bits 15–8

FCTL password. Always read as 096h. Must be written as 0A5h or a PUC is generated.

BLKWRT

Bit 7

See following table

WRT

See following table

 BLKWRT
 WRT
 Write Mode

 0
 1
 Byte/word write

 1
 0
 Long-word write

 1
 1
 Long-word block write

SWRT Bit 5 Smart write. If this bit is set, the program time is shortened. The programming quality has to be checked by marginal read modes.

Reserved Bits 4-3 Reserved. Must be written to 0. Always read 0.


MERAS

Bit 2

Mass erase and erase. These bits are used together to select the erase mode. MERAS and ERASE are automatically reset when a flash erase operation has completed.

| MERAS | ERASE | Erase Cycle |
|-------|-------|---|
| 0 | 0 | No erase |
| 0 | 1 | Segment erase |
| 1 | 0 | Bank erase (of one bank) |
| 1 | 1 | Mass erase (Erase all flash memory banks) |
| | | |

Reserved Bit 0 Reserved. Always read 0.





www.ti.com

| Flash Memory Control 3 Register (FCTL3) | | | | | | | | | | | |
|---|----|----|---------------------------|----|----|---|---|--|--|--|--|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | | | | |
| | | | FWKEY, Re Must be writ | | | | | | | | |

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
|----------|-----------|--------------------------|---|---------------------|-----------------------|------------------|-----------------|--|--|
| Reserved | LOCKA | Reserved | LOCK | WAIT | ACCVIFG | KEYV | BUSY | | |
| r-0 | rw-1 | rw-0 | rw-1 | r-1 | rw-0 | rw-(0) | rw-0 | | |
| FWKEY | Bits 15-8 | FCTLx pas | sword. Always read | as 096h. Must be | e written as 0A5h or | a PUC is genera | ited. | | |
| Reserved | Bit 7 | Reserved. | Always read 0. | | | | | | |
| LOCKA | Bit 6 | Segment A | lock. Write a 1 to th | is bit to change it | s state. Writing 0 ha | as no effect. | | | |
| | | 0 5 | egment A, B, C, D a | ire unlocked. and | are erased during | a mass erase. | | | |
| | | | egment A of the informall era | | is write protected. | Segment B, C, ar | nd D are | | |
| Reserved | Bit 5 | Reserved. | Must be written with | 0. | | | | | |
| LOCK | Bit 4 | during a by mode, if the | ock. This bit unlocks the flash memory for writing or erasing. The LOCK bit can be set any time luring a byte/word write or erase operation, and the operation completes normally. In the block write node, if the LOCK bit is set while BLKWRT = WAIT = 1, BLKWRT and WAIT are reset and the mode ands normally. | | | | | | |
| | | 0 ι | nlocked | | | | | | |
| | | 1 L | ocked | | | | | | |
| WAIT | Bit 3 | Wait. Indica | ates the flash memor | ry is being writter | to. | | | | |
| | | 0 F | lash memory is not | ready for the nex | t byte/word write. | | | | |
| | | 1 F | lash memory is read | ly for the next by | te/word write. | | | | |
| ACCVIFG | Bit 2 | Access vio | ation interrupt flag | | | | | | |
| | | 0 1 | o interrupt pending | | | | | | |
| | | 1 lı | nterrupt pending | | | | | | |
| KEYV | Bit 1 | | rity key violation. Thi ster and generates a | | | | en to any flash | | |
| | | 0 F | CTLx password was | written correctly | | | | | |
| | | 1 F | CTLx password was | written incorrect | ly. | | | | |
| BUSY | Bit 0 | Busy. This | bit indicates if the fla | ash is currently bu | usy erasing or progr | ramming. | | | |
| | | 0 1 | ot busy | | | | | | |
| | | 1 E | usy | | | | | | |



Flash Memory Registers www.ti.com

Flash Memory Control 4 Register (FCTL4)

13 12 10 9 8 FWKEY, Read as 096h Must be written as 0A5h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----------|----------|------|------|----------|-----|-----|------|
| LOCKINFO | Reserved | MRG1 | MRG0 | Reserved | | | VPE |
| rw-0 | r-0 | rw-0 | rw-0 | r-0 | r-0 | r-0 | rw-0 |

FWKFY Bits 15-8 FCTLx password. Always read as 096h. Must be written as 0A5h or a PUC is generated. **LOCKINFO** Bit 7 Lock information memory. If set, the information memory cannot be erased in segment erase mode and cannot be written to. Reserved Bit 6 Reserved. Always read as 0. MRG1 Bit 5 Marginal read 1 mode. This bit enables the marginal 1 read mode. The marginal read 1 bit is valid for reads from the flash memory only. During a fetch cycle, the marginal mode is turned off automatically. If both MRG1 and MRG0 are set, MRG1 is active and MRG0 is ignored. 0 Marginal 1 read mode is disabled. Marginal 1 read mode is enabled. MRG0 Bit 4 Marginal read 0 mode. This bit enables the marginal 0 read mode. The marginal read 1 bit is valid for reads from the flash memory only. During a fetch cycle, the marginal mode is turned off automatically. If both MRG1 and MRG0 are set, MRG1 is active and MRG0 is ignored. Marginal 0 read mode is disabled. Marginal 0 read mode is enabled. Reserved Bits 3-1 Reserved. Always read as 0. VPE Bit 0 Voltage changed during program error. This bit is set by hardware and can only be cleared by

Interrupt Enable 1 Register (SFRIE1, SFRIE1_L, SFRIE1_H)

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|----|----|--------|----|----|----|---|---|
| | | | | | | | |
| | | | | ı | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | ACCVIE | | | | | |

result. The ACCVIFG bit is set if VPE is set.

rw-0

These bits may be used by other modules (see the device-specific data sheet and SYS chapter for Bits 15–6, 4–0

Bit 5 Flash memory access violation interrupt enable. This bit enables the ACCVIFG interrupt. Because other bits in SFRIE1 may be used for other modules, it is recommended to set or clear this bit using BIS.B or BIC.B instructions, rather than MOV.B or CLR.B instructions. See the System Resets, Interrupts, and Operating Modes, System Control Module (SYS) chapter for more details.

software. If DVCC changed significantly during programming, this bit is set to indicate an invalid

0 Interrupt not enabled Interrupt enabled

ACCVIE



Digital I/O

This chapter describes the operation of the digital I/O ports in all devices.

| Topic | | Page |
|-------|---|------|
| 7.1 | Digital I/O Introduction | 280 |
| 7.2 | Digital I/O Operation | |
| 7.3 | I/O Configuration and LPM5 Low-Power Mode | 284 |
| 7.4 | Digital I/O Registers | 287 |



Digital I/O Introduction www.ti.com

7.1 Digital I/O Introduction

The digital I/O features include:

- Independently programmable individual I/Os
- Any combination of input or output
- Individually configurable P1 and P2 interrupts. Some devices may include additional port interrupts.
- Independent input and output data registers
- Individually configurable pullup or pulldown resistors

Devices within the family may have up to twelve digital I/O ports implemented (P1 to P11 and PJ). Most ports contain eight I/O lines; however, some ports may contain less (see the device-specific data sheet for ports available). Each I/O line is individually configurable for input or output direction, and each can be individually read or written. Each I/O line is individually configurable for pullup or pulldown resistors, as well as, configurable drive strength, full or reduced. PJ contains only four I/O lines.

Ports P1 and P2 always have interrupt capability. Each interrupt for the P1 and P2 I/O lines can be individually enabled and configured to provide an interrupt on a rising or falling edge of an input signal. All P1 I/O lines source a single interrupt vector P1IV, and all P2 I/O lines source a different, single interrupt vector P2IV. On some devices, additional ports with interrupt capability may be available (see the device-specific data sheet for details) and contain their own respective interrupt vectors.

Individual ports can be accessed as byte-wide ports or can be combined into word-wide ports and accessed via word formats. Port pairs P1/P2, P3/P4, P5/P6, P7/P8, etc., are associated with the names PA, PB, PC, PD, etc., respectively. All port registers are handled in this manner with this naming convention except for the interrupt vector registers, P1IV and P2IV; i.e. PAIV does not exist.

When writing to port PA with word operations, all 16 bits are written to the port. When writing to the lower byte of the PA port using byte operations, the upper byte remains unchanged. Similarly, writing to the upper byte of the PA port using byte instructions leaves the lower byte unchanged. When writing to a port that contains less than the maximum number of bits possible, the unused bits are a "don't care". Ports PB, PC, PD, PE, and PF behave similarly.

Reading of the PA port using word operations causes all 16 bits to be transferred to the destination. Reading the lower or upper byte of the PA port (P1 or P2) and storing to memory using byte operations causes only the lower or upper byte to be transferred to the destination, respectively. Reading of the PA port and storing to a general-purpose register using byte operations causes the byte transferred to be written to the least significant byte of the register. The upper significant byte of the destination register is cleared automatically. Ports PB, PC, PD, PE, and PF behave similarly. When reading from ports that contain less than the maximum bits possible, unused bits are read as zeros (similarly for port PJ).



www.ti.com Digital I/O Operation

7.2 Digital I/O Operation

The digital I/O are configured with user software. The setup and operation of the digital I/O are discussed in the following sections.

7.2.1 Input Registers PxIN

Each bit in each PxIN register reflects the value of the input signal at the corresponding I/O pin when the pin is configured as I/O function. These registers are read only.

- Bit = 0: Input is low
- Bit = 1: Input is high

Note: Writing to read-only registers PxIN

Writing to these read-only registers results in increased current consumption while the write attempt is active.

7.2.2 Output Registers PxOUT

Each bit in each PxOUT register is the value to be output on the corresponding I/O pin when the pin is configured as I/O function, output direction.

- Bit = 0: Output is low
- Bit = 1: Output is high

If the pin is configured as I/O function, input direction and the pullup/pulldown resistor are enabled; the corresponding bit in the PxOUT register selects pullup or pulldown.

- Bit = 0: Pin is pulled down
- Bit = 1: Pin is pulled up

7.2.3 Direction Registers PxDIR

Each bit in each PxDIR register selects the direction of the corresponding I/O pin, regardless of the selected function for the pin. PxDIR bits for I/O pins that are selected for other functions must be set as required by the other function.

- Bit = 0: Port pin is switched to input direction
- Bit = 1: Port pin is switched to output direction

7.2.4 Pullup/Pulldown Resistor Enable Registers PxREN

Each bit in each PxREN register enables or disables the pullup/pulldown resistor of the corresponding I/O pin. The corresponding bit in the PxOUT register selects if the pin contains a pullup or pulldown.

- Bit = 0: Pullup/pulldown resistor disabled
- Bit = 1: Pullup/pulldown resistor enabled

Table 7-1 summarizes the usage of PxDIR, PxREN, and PxOUT for proper I/O configuration.

PxDIR PxREN PxOUT I/O Configuration 0 0 Input Х 0 0 Input with pulldown resistor 0 Input with pullup resistor 1 Output Х

Table 7-1. I/O Configuration



Digital I/O Operation www.ti.com

7.2.5 Output Drive Strength Registers PxDS

Each bit in each PxDS register selects either full drive or reduced drive strength. Default is reduced drive strength.

- Bit = 0: Reduced drive strength
- Bit = 1: Full drive strength

Note: Drive strength and EMI

All outputs default to reduced drive strength to reduce EMI. Using full drive strength can result in increased EMI.

7.2.6 Function Select Registers PxSEL

Port pins are often multiplexed with other peripheral module functions. See the device-specific data sheet to determine pin functions. Each PxSEL bit is used to select the pin function – I/O port or peripheral module function.

- Bit = 0: I/O Function is selected for the pin
- Bit = 1: Peripheral module function is selected for the pin

Setting PxSEL = 1 does not automatically set the pin direction. Other peripheral module functions may require the PxDIR bits to be configured according to the direction needed for the module function. See the pin schematics in the device-specific data sheet.

Note: P1 and P2 interrupts are disabled when PxSEL = 1

When any PxSEL bit is set, the corresponding pin's interrupt function is disabled. Therefore, signals on these pins does not generate P1 or P2 interrupts, regardless of the state of the corresponding P1IE or P2IE bit.

When a port pin is selected as an input to a peripheral, the input signal to the peripheral is a latched representation of the signal at the device pin. While its corresponding PxSEL = 1, the internal input signal follows the signal at the pin. However, if its PxSEL = 0, the input to the peripheral maintains the value of the input signal at the device pin before its corresponding PxSEL bit was reset.

7.2.7 P1 and P2 Interrupts, Port Interrupts

Each pin in ports P1 and P2 have interrupt capability, configured with the PxIFG, PxIE, and PxIES registers. All P1 interrupt flags are prioritized, with P1IFG.0 being the highest, and combined to source a single interrupt vector. The highest priority enabled interrupt generates a number in the P1IV register. This number can be evaluated or added to the program counter to automatically enter the appropriate software routine. Disabled P1 interrupts do not affect the P1IV value. The same functionality exists for P2. The PxIV registers are word access only. Some devices may contain additional port interrupts besides P1 and P2. Please see the device specific data sheet to determine which port interrupts are available.

Each PxIFG bit is the interrupt flag for its corresponding I/O pin and is set when the selected input signal edge occurs at the pin. All PxIFG interrupt flags request an interrupt when their corresponding PxIE bit and the GIE bit are set. Software can also set each PxIFG flag, providing a way to generate a software-initiated interrupt.

- Bit = 0: No interrupt is pending
- Bit = 1: An interrupt is pending

Only transitions, not static levels, cause interrupts. If any PxIFG flag becomes set during a Px interrupt service routine, or is set after the RETI instruction of a Px interrupt service routine is executed, the set PxIFG flag generates another interrupt. This ensures that each transition is acknowledged.

282



Note: PxIFG flags when changing PxOUT, PxDIR, or PxREN

Writing to P1OUT, P1DIR, P1REN, P2OUT, P2DIR, or P2REN can result in setting the corresponding P1IFG or P2IFG flags.

Any access (read or write) of the P1IV register automatically resets the highest pending interrupt flag. If another interrupt flag is set, another interrupt is immediately generated after servicing the initial interrupt. For example, assume that P1IFG.0 has the highest priority. If the P1IFG.0 and P1IFG.2 flags are set when the interrupt service routine accesses the P1IV register, P1IFG.0 is reset automatically. After the RETI instruction of the interrupt service routine is executed, the P1IFG.2 generates another interrupt.

Port P2 interrupts behave similarly, and source a separate single interrupt vector and utilize the P2IV register.

P1IV, P2IV Software Example

The following software example shows the recommended use of P1IV and the handling overhead. The P1IV value is added to the PC to automatically jump to the appropriate routine. The P2IV is similar.

The numbers at the right margin show the necessary CPU cycles for each instruction. The software overhead for different interrupt sources includes interrupt latency and return-from-interrupt cycles, but not the task handling itself.

| | pt handle | r for Pl | | Turbassasse laborates | Cycles |
|----------|-----------|----------|---|--------------------------|--------|
| P1_HND | • • • | | | Interrupt latency | 6 |
| | ADD | &P1IV,PC | | Add offset to Jump table | 3 |
| | RETI | | | Vector 0: No interrupt | 5 |
| | JMP | P1_0_HND | | Vector 2: Port 1 bit 0 | 2 |
| | JMP | P1_1_HND | ; | Vector 4: Port 1 bit 1 | 2 |
| | JMP | P1_2_HND | ; | Vector 6: Port 1 bit 2 | 2 |
| | JMP | P1_3_HND | ; | Vector 8: Port 1 bit 3 | 2 |
| | JMP | P1_4_HND | ; | Vector 10: Port 1 bit 4 | 2 |
| | JMP | P1_5_HND | ; | Vector 12: Port 1 bit 5 | 2 |
| | JMP | | | Vector 14: Port 1 bit 6 | 2 |
| | JMP | P1_7_HND | ; | Vector 16: Port 1 bit 7 | 2 |
| | | | | | _ |
| P1_7_HND | | | | Vector 16: Port 1 bit 7 | |
| | | | | Task starts here | |
| | RETI | | ; | Back to main program | 5 |
| P1_6_HND | | | ; | Vector 14: Port 1 bit 6 | |
| | | | ; | Task starts here | |
| | RETI | | ; | Back to main program | 5 |
| n1 F | | | | | |
| P1_5_HND | | | | Vector 12: Port 1 bit 5 | |
| | • • • | | | Task starts here | _ |
| | RETI | | ; | Back to main program | 5 |
| P1_4_HND | | | | Vector 10: Port 1 bit 4 | |
| | | | ; | Task starts here | |
| | RETI | | ; | Back to main program | 5 |
| P1_3_HND | | | ; | Vector 8: Port 1 bit 3 | |
| | | | ; | Task starts here | |
| | RETI | | ; | Back to main program | 5 |
| P1_2_HND | | | ; | Vector 6: Port 1 bit 2 | |
| | | | ; | Task starts here | |
| | RETI | | | Back to main program | 5 |
| | | | | | |
| P1_1_HND | | | ; | Vector 4: Port 1 bit 1 | |
| | | | | Task starts here | |
| | RETI | | ; | Back to main program | 5 |
| P1_0_HND | | | ; | Vector 2: Port 1 bit 0 | |
| | | | ; | Task starts here | |
| | RETI | | ; | Back to main program | 5 |
| | | | | | |



Interrupt Edge Select Registers P1IES, P2IES

Each PxIES bit selects the interrupt edge for the corresponding I/O pin.

- Bit = 0: Respective PxIFG flag is set with a low-to-high transition
- Bit = 1: Respective PxIFG flag is set with a high-to-low transition

Note: Writing to PxIES

Writing to P1IES or P2IES for each corresponding I/O can result in setting the corresponding interrupt flags.

| PxIES | PxIN | PxIFG |
|-------------------|------|------------|
| $0 \rightarrow 1$ | 0 | May be set |
| $0 \rightarrow 1$ | 1 | Unchanged |
| $1 \rightarrow 0$ | 0 | Unchanged |
| $1 \rightarrow 0$ | 1 | May be set |

Interrupt Enable P1IE, P2IE

Each PxIE bit enables the associated PxIFG interrupt flag.

- Bit = 0: The interrupt is disabled
- Bit = 1: The interrupt is enabled

7.2.8 Configuring Unused Port Pins

Unused I/O pins should be configured as I/O function, output direction, and left unconnected on the PC board, to prevent a floating input and reduce power consumption. The value of the PxOUT bit is don't care, because the pin is unconnected. Alternatively, the integrated pullup/pulldown resistor can be enabled by setting the PxREN bit of the unused pin to prevent the floating input. See the *System Resets*, *Interrupts*, and *Operating Modes*, *System Control Module (SYS)*) chapter for termination of unused pins.

Note: Configuring port J and shared JTAG pins:

Application should ensure that port PJ is configured properly to prevent a floating input. Because port PJ is shared with the JTAG function, floating inputs may not be noticed when in an emulation environment. Port J is initialized to high-impedance inputs by default.

7.3 I/O Configuration and LPM5 Low-Power Mode

The voltage regulator of the Power Management Module (PMM) is disabled upon entering LPM5, which causes all I/O register configurations to be lost. Because the I/O register configurations are lost, the configuration of I/O pins must be handled differently to ensure that all pins in the application behave in a controlled manner upon entering and exiting LPM5. Properly setting the I/O pins is critical to achieving the lowest possible power consumption in LPM5, as well as preventing any possible uncontrolled input or output I/O state in the application. The application has complete control of the I/O pin conditions preventing the possibility of unwanted spurious activity upon entry and exit from LPM5. The basic flow for entering and exiting LPM5 with respect to the I/O operation is shown in Figure 7-1






Figure 7-1. LPM5 Entry/Exit Flow

Prior to entering LPM5, all I/O pins must be configured as general-purpose I/O via the PxSEL registers and set appropriately based on the application needs. Each I/O can be set to input high impedance, input with pulldown, input with pullup, output high (low or high drive strength), or output low (low or high drive strength). It is critical that no inputs are left floating in the application, otherwise excess current is drawn in LPM5. Configuring the I/O in this manner ensures that each pin is in a safe condition prior to entering LPM5. The I/O pin state is held and locked based on the settings prior to LPM5 entry. Upon entry into LPM5, LOCKIO residing in PM5CTL0 of the PMM module, is set automatically. Please note that only the pin condition is retained. All other port configuration register settings such as PxDIR, PxREN, PxOUT, and PxDS are lost.

Upon exit from LPM5, the I/O pins remain locked and LOCKIO remains set. Exiting LPM5 causes a BOR event, causing all I/O registers to be set to their default conditions. However, because LOCKIO remains



set, the state of the pins remains as it was prior to LPM5. Keeping the I/O pins locked ensures that all pin conditions remain stable upon entering the active mode regardless of the default I/O register settings. Once in active mode, the application can reconfigure the I/O as needed. After the application reconfigures the I/O, clearing LOCKIO causes the I/O pin conditions to be released. Any changes to the port configuration registers while LOCKIO is set, have no effect on the I/O pins.

7.3.1 LPM5 Wakeup via I/O

To wake the device from LPM5, a general-purpose I/O port must contain an input port with interrupt capability. Not all devices include wakeup from LPM5 via I/O, and not all inputs with interrupt capability offer wakeup from LPM5. See the device-specific data sheet for availability. To configure a port to wake up the device, it should be configured properly prior to entering LPM5. Each port should be configured as general-purpose input. Pulldown or pullups can be applied if required. Setting the PxIES bit of the corresponding register determines the edge transition that wakes the device. Lastly, the PxIE for the port must be enabled. After entering LPM5, the proper input transition on the configured pins causes the device to exit LPM5 and enter active mode.

During LPM5 operation, the appropriate input transition will be detected on a corresponding I/O that is enabled via PxIE and PxIES settings. Upon exit from LPM5, the corresponding PxIFG flags will be set indicating the input event. These flags can be used directly, or the corresponding PxIV register, to determine which port may have caused the LPM5 wakeup.

Note: It is possible that multiple events occurred on various ports. In these cases, multiple PxIFG flags will be set and it cannot be determined which port has caused the I/O wakeup.



www.ti.com Digital I/O Registers

7.4 Digital I/O Registers

The digital I/O registers are listed in Table 7-2. The base addresses can be found in the device-specific data sheet. Each port grouping begins at its base address. The address offsets are given in Table 7-2.

Note:

All registers have word or byte register access. For a generic register *ANYREG*, the suffix "_L" (*ANYREG_L*) refers to the lower byte of the register (bits 0 through 7). The suffix "_H" (*ANYREG_H*) refers to the upper byte of the register (bits 8 through 15).

Table 7-2. Digital I/O Registers

| Port | Register | Short Form | Register Type | Register Access | Address Offset | Initial State |
|--------|-----------------------|---------------------|---------------|--------------------|-------------------|---------------|
| Port 1 | Interrupt Vector | P1IV | Read only | Word | 0Eh | 0000h |
| | | P1IV_L | Read only | Byte | 0Eh | 00h |
| | | P1IV_H | Read only | Byte | 0Fh | 00h |
| Port 2 | Interrupt Vector | P2IV | Read only | Word | 1Eh | 0000h |
| | | P2IV_L | Read only | Byte | 1Eh | 00h |
| | | P2IV_H | Read only | Byte | 1Fh | 00h |
| Port 1 | Input | P1IN or PAIN_L | Read only | Byte | 00h | |
| | Output | P1OUT or PAOUT_L | Read/write | Byte | 02h | undefined |
| | Direction | P1DIR or PADIR_L | Read/write | Byte | 04h | 00h |
| | Resistor Enable | P1REN or PAREN_L | Read/write | Byte | 06h | 00h |
| | Drive Strength | P1DS or PADS_L | Read/write | Byte | 08h | 00h |
| | Port Select | P1SEL or PASEL_L | Read/write | Byte | 0Ah | 00h |
| | Interrupt Edge Select | P1IES or PAIES_L | Read/write | Byte | 18h | undefined |
| | Interrupt Enable | P1IE or PAIE_L | Read/write | Byte | 1Ah | 00h |
| | Interrupt Flag | P1IFG or PAIFG_L | Read/write | Byte | 1Ch | 00h |
| Port 2 | Input | P2IN or PAIN_H | Read only | Byte | 01h | |
| | Output | P2OUT or PAOUT_H | Read/write | Byte | 03h | undefined |
| | Direction | P2DIR or PADIR_H | Read/write | Byte | 05h | 00h |
| | Resistor Enable | P2REN or PAREN_H | Read/write | Byte | 07h | 00h |
| | Drive Strength | P2DS or PADS_H | Read/write | Byte | 09h | 00h |
| | Port Select | P2SEL or PASEL_H | Read/write | Byte | 0Bh | 00h |
| | Interrupt Edge Select | P2IES or PAIES_H | Read/write | Byte | 19h | undefined |
| | Interrupt Enable | P2IE or PAIE_H | Read/write | Byte | 1Bh | 00h |
| | Interrupt Flag | P2IFG or PAIFG_H | Read/write | Byte | 1Dh | 00h |



Digital I/O Registers www.ti.com

Table 7-2. Digital I/O Registers (continued)

| Port | Register | Short Form | Register Type | Register Access | Address Offset | Initial State |
|--------|-----------------|---------------------|---------------|--------------------|-------------------|---------------|
| Port 3 | Input | P3IN or PBIN_L | Read only | Byte | 00h | |
| | Output | P3OUT or PBOUT_L | Read/write | Byte | 02h | undefined |
| | Direction | P3DIR or PBDIR_L | Read/write | Byte | 04h | 00h |
| | Resistor Enable | P3REN or PBREN_L | Read/write | Byte | 06h | 00h |
| | Drive Strength | P3DS or PBDS_L | Read/write | Byte | 08h | 00h |
| | Port Select | P3SEL or PBSEL_L | Read/write | Byte | 0Ah | 00h |
| Port 4 | Input | P4IN or PBIN_H | Read only | Byte | 01h | |
| | Output | P4OUT or PBOUT_H | Read/write | Byte | 03h | undefined |
| | Direction | P4DIR or PBDIR_H | Read/write | Byte | 05h | 00h |
| | Resistor Enable | P4REN or PBREN_H | Read/write | Byte | 07h | 00h |
| | Drive Strength | P4DS or PBDS_H | Read/write | Byte | 09h | 00h |
| | Port Select | P4SEL or PBSEL_H | Read/write | Byte | 0Bh | 00h |
| Port 5 | Input | P5IN or PCIN_L | Read only | Byte | 00h | |
| | Output | P5OUT or PCOUT_L | Read/write | Byte | 02h | undefined |
| | Direction | P5DIR or PCDIR_L | Read/write | Byte | 04h | 00h |
| | Resistor Enable | P5REN or PCREN_L | Read/write | Byte | 06h | 00h |
| | Drive Strength | P5DS or PCDS_L | Read/write | Byte | 08h | 00h |
| | Port Select | P5SEL or PCSEL_L | Read/write | Byte | 0Ah | 00h |
| Port 6 | Input | P6IN or PCIN_H | Read only | Byte | 01h | |
| | Output | P6OUT or PCOUT_H | Read/write | Byte | 03h | undefined |
| | Direction | P6DIR or PCDIR_H | Read/write | Byte | 05h | 00h |
| | Resistor Enable | P6REN or PCREN_H | Read/write | Byte | 07h | 00h |
| | Drive Strength | P6DS or PCDS_H | Read/write | Byte | 09h | 00h |
| | Port Select | P6SEL or PCSEL_H | Read/write | Byte | 0Bh | 00h |

288



www.ti.com Digital I/O Registers

Table 7-2. Digital I/O Registers (continued)

| Port | Register | Short Form | Register Type | Register | Address Offset | Initial State |
|---------|-----------------|----------------------|---------------|----------------|-------------------|---------------|
| Port 7 | Input | P7IN or PDIN_L | Read only | Access Byte | 00h | |
| | Output | P7OUT or PDOUT_L | Read/write | Byte | 02h | undefined |
| | Direction | P7DIR or PDDIR_L | Read/write | Byte | 04h | 00h |
| | Resistor Enable | P7REN or PDREN_L | Read/write | Byte | 06h | 00h |
| | Drive Strength | P7DS or PDDS_L | Read/write | Byte | 08h | 00h |
| | Port Select | P7SEL or PDSEL_L | Read/write | Byte | 0Ah | 00h |
| Port 8 | Input | P8IN or PDIN_H | Read only | Byte | 01h | |
| | Output | P8OUT or PDOUT_H | Read/write | Byte | 03h | undefined |
| | Direction | P8DIR or PDDIR_H | Read/write | Byte | 05h | 00h |
| | Resistor Enable | P8REN or PDREN_H | Read/write | Byte | 07h | 00h |
| | Drive Strength | P8DS or PDDS_H | Read/write | Byte | 09h | 00h |
| | Port Select | P8SEL or PDSEL_H | Read/write | Byte | 0Bh | 00h |
| Port 9 | Input | P9IN or PEIN_L | Read only | Byte | 00h | |
| | Output | P9OUT or PEOUT_L | Read/write | Byte | 02h | undefined |
| | Direction | P9DIR or PEDIR_L | Read/write | Byte | 04h | 00h |
| | Resistor Enable | P9REN or PEREN_L | Read/write | Byte | 06h | 00h |
| | Drive Strength | P9DS or PEDS_L | Read/write | Byte | 08h | 00h |
| | Port Select | P9SEL or PESEL_L | Read/write | Byte | 0Ah | 00h |
| Port 10 | Input | P10IN or PEIN_H | Read only | Byte | 01h | |
| | Output | P10OUT or PEOUT_H | Read/write | Byte | 03h | undefined |
| | Direction | P10DIR or PEDIR_H | Read/write | Byte | 05h | 00h |
| | Resistor Enable | P10REN or PEREN_H | Read/write | Byte | 07h | 00h |
| | Drive Strength | P10DS or PEDS_H | Read/write | Byte | 09h | 00h |
| | Port Select | P10SEL or PESEL_H | Read/write | Byte | 0Bh | 00h |



Digital I/O Registers www.ti.com

Table 7-2. Digital I/O Registers (continued)

| Port | Register | Short Form | Register Type | Register Access | Address Offset | Initial State |
|---------|-----------------------|----------------------|---------------|--------------------|-------------------|---------------|
| Port 11 | Input | P11IN or PFIN_L | Read only | Byte | 00h | |
| | Output | P11OUT or PFOUT_L | Read/write | Byte | 02h | undefined |
| | Direction | P11DIR or PFDIR_L | Read/write | Byte | 04h | 00h |
| | Resistor Enable | P11REN or PFREN_L | Read/write | Byte | 06h | 00h |
| | Drive Strength | P11DS or PFDS_L | Read/write | Byte | 08h | 00h |
| | Port Select | P11SEL or PFSEL_L | Read/write | Byte | 0Ah | 00h |
| Port A | Input | PAIN | Read only | Word | 00h | |
| | | PAIN_L | Read only | Byte | 00h | |
| | | PAIN_H | Read only | Byte | 01h | |
| | Output | PAOUT | Read/write | Word | 02h | undefined |
| | | PAOUT_L | Read/write | Byte | 02h | undefined |
| | | PAOUT_H | Read/write | Byte | 03h | undefined |
| | Direction | PADIR | Read/write | Word | 04h | 0000h |
| | | PADIR_L | Read/write | Byte | 04h | 00h |
| | | PADIR_H | Read/write | Byte | 05h | 00h |
| | Resistor Enable | PAREN | Read/write | Word | 06h | 0000h |
| | | PAREN_L | Read/write | Byte | 06h | 00h |
| | | PAREN_H | Read/write | Byte | 07h | 00h |
| | Drive Strength | PADS | Read/write | Word | 08h | 0000h |
| | | PADS_L | Read/write | Byte | 08h | 00h |
| | | PADS_H | Read/write | Byte | 09h | 00h |
| | Port Select | PASEL | Read/write | Word | 0Ah | 0000h |
| | | PASEL_L | Read/write | Byte | 0Ah | 00h |
| | | PASEL_H | Read/write | Byte | 0Bh | 00h |
| | Interrupt Edge Select | PAIES | Read/write | Word | 18h | undefined |
| | | PAIES_L | Read/write | Byte | 18h | undefined |
| | | PAIES_H | Read/write | Byte | 19h | undefined |
| | Interrupt Enable | PAIE | Read/write | Word | 1Ah | 0000h |
| | | PAIE_L | Read/write | Byte | 1Ah | 00h |
| | | PAIE_H | Read/write | Byte | 1Bh | 00h |
| | Interrupt Flag | PAIFG | Read/write | Word | 1Ch | 0000h |
| | | PAIFG_L | Read/write | Byte | 1Ch | 00h |
| | | PAIFG_H | Read/write | Byte | 1Dh | 00h |

290



www.ti.com Digital I/O Registers

Table 7-2. Digital I/O Registers (continued)

| Port | Register | Short Form | Register Type | Register Access | Address Offset | Initial State |
|--------|-----------------|------------|---------------|--------------------|-------------------|---------------|
| Port B | Input | PBIN | Read only | Word | 00h | |
| | | PBIN_L | Read only | Byte | 00h | |
| | | PBIN_H | Read only | Byte | 01h | |
| | Output | PBOUT | Read/write | Word | 02h | undefined |
| | | PBOUT_L | Read/write | Byte | 02h | undefined |
| | | PBOUT_H | Read/write | Byte | 03h | undefined |
| | Direction | PBDIR | Read/write | Word | 04h | 0000h |
| | | PBDIR_L | Read/write | Byte | 04h | 00h |
| | | PBDIR_H | Read/write | Byte | 05h | 00h |
| | Resistor Enable | PBREN | Read/write | Word | 06h | 0000h |
| | | PBREN_L | Read/write | Byte | 06h | 00h |
| | | PBREN_H | Read/write | Byte | 07h | 00h |
| | Drive Strength | PBDS | Read/write | Word | 08h | 0000h |
| | | PBDS_L | Read/write | Byte | 08h | 00h |
| | | PBDS_H | Read/write | Byte | 09h | 00h |
| | Port Select | PBSEL | Read/write | Word | 0Ah | 0000h |
| | | PBSEL_L | Read/write | Byte | 0Ah | 00h |
| | | PBSEL_H | Read/write | Byte | 0Bh | 00h |
| Port C | Input | PCIN | Read only | Word | 00h | |
| | | PCIN_L | Read only | Byte | 00h | |
| | | PCIN_H | Read only | Byte | 01h | |
| | Output | PCOUT | Read/write | Word | 02h | undefined |
| | | PCOUT_L | Read/write | Byte | 02h | undefined |
| | | PCOUT_H | Read/write | Byte | 03h | undefined |
| | Direction | PCDIR | Read/write | Word | 04h | 0000h |
| | | PCDIR_L | Read/write | Byte | 04h | 00h |
| | | PCDIR_H | Read/write | Byte | 05h | 00h |
| | Resistor Enable | PCREN | Read/write | Word | 06h | 0000h |
| | | PCREN_L | Read/write | Byte | 06h | 00h |
| | | PCREN_H | Read/write | Byte | 07h | 00h |
| | Drive Strength | PCDS | Read/write | Word | 08h | 0000h |
| | | PCDS_L | Read/write | Byte | 08h | 00h |
| | | PCDS_H | Read/write | Byte | 09h | 00h |
| | Port Select | PCSEL | Read/write | Word | 0Ah | 0000h |
| | | PCSEL_L | Read/write | Byte | 0Ah | 00h |
| | | PCSEL_H | Read/write | Byte | 0Bh | 00h |



Digital I/O Registers www.ti.com

Table 7-2. Digital I/O Registers (continued)

| Port | Register | Short Form | Register Type | Register Access | Address Offset | Initial State |
|--------|-----------------|------------|---------------|--------------------|-------------------|---------------|
| Port D | Input | PDIN | Read only | Word | 00h | |
| | | PDIN_L | Read only | Byte | 00h | |
| | | PDIN_H | Read only | Byte | 01h | |
| | Output | PDOUT | Read/write | Word | 02h | undefined |
| | | PDOUT_L | Read/write | Byte | 02h | undefined |
| | | PDOUT_H | Read/write | Byte | 03h | undefined |
| | Direction | PDDIR | Read/write | Word | 04h | 0000h |
| | | PDDIR_L | Read/write | Byte | 04h | 00h |
| | | PDDIR_H | Read/write | Byte | 05h | 00h |
| | Resistor Enable | PDREN | Read/write | Word | 06h | 0000h |
| | | PDREN_L | Read/write | Byte | 06h | 00h |
| | | PDREN_H | Read/write | Byte | 07h | 00h |
| | Drive Strength | PDDS | Read/write | Word | 08h | 0000h |
| | | PDDS_L | Read/write | Byte | 08h | 00h |
| | | PDDS_H | Read/write | Byte | 09h | 00h |
| | Port Select | PDSEL | Read/write | Word | 0Ah | 0000h |
| | | PDSEL_L | Read/write | Byte | 0Ah | 00h |
| | | PDSEL_H | Read/write | Byte | 0Bh | 00h |
| Port E | Input | PEIN | Read only | Word | 00h | |
| | | PEIN_L | Read only | Byte | 00h | |
| | | PEIN_H | Read only | Byte | 01h | |
| | Output | PEOUT | Read/write | Word | 02h | undefined |
| | | PEOUT_L | Read/write | Byte | 02h | undefined |
| | | PEOUT_H | Read/write | Byte | 03h | undefined |
| | Direction | PEDIR | Read/write | Word | 04h | 0000h |
| | | PEDIR_L | Read/write | Byte | 04h | 00h |
| | | PEDIR_H | Read/write | Byte | 05h | 00h |
| | Resistor Enable | PEREN | Read/write | Word | 06h | 0000h |
| | | PEREN_L | Read/write | Byte | 06h | 00h |
| | | PEREN_H | Read/write | Byte | 07h | 00h |
| | Drive Strength | PEDS | Read/write | Word | 08h | 0000h |
| | | PEDS_L | Read/write | Byte | 08h | 00h |
| | | PEDS_H | Read/write | Byte | 09h | 00h |
| | Port Select | PESEL | Read/write | Word | 0Ah | 0000h |
| | | PESEL_L | Read/write | Byte | 0Ah | 00h |
| | | PESEL_H | Read/write | Byte | 0Bh | 00h |

292



www.ti.com Digital I/O Registers

Table 7-2. Digital I/O Registers (continued)

| Port | Register | Short Form | Register Type | Register Access | Address Offset | Initial State |
|--------|-----------------|------------|---------------|--------------------|-------------------|---------------|
| Port F | Input | PFIN | Read only | Word | 00h | |
| | | PFIN_L | Read only | Byte | 00h | |
| | | PFIN_H | Read only | Byte | 01h | |
| | Output | PFOUT | Read/write | Word | 02h | undefined |
| | | PFOUT_L | Read/write | Byte | 02h | undefined |
| | | PFOUT_H | Read/write | Byte | 03h | undefined |
| | Direction | PFDIR | Read/write | Word | 04h | 0000h |
| | | PFDIR_L | Read/write | Byte | 04h | 00h |
| | | PFDIR_H | Read/write | Byte | 05h | 00h |
| | Resistor Enable | PFREN | Read/write | Word | 06h | 0000h |
| | | PFREN_L | Read/write | Byte | 06h | 00h |
| | | PFREN_H | Read/write | Byte | 07h | 00h |
| | Drive Strength | PFDS | Read/write | Word | 08h | 0000h |
| | | PFDS_L | Read/write | Byte | 08h | 00h |
| | | PFDS_H | Read/write | Byte | 09h | 00h |
| | Port Select | PFSEL | Read/write | Word | 0Ah | 0000h |
| | | PFSEL_L | Read/write | Byte | 0Ah | 00h |
| | | PFSEL_H | Read/write | Byte | 0Bh | 00h |
| Port J | Input | PJIN | Read only | Word | 00h | |
| | | PJIN_L | Read only | Byte | 00h | |
| | | PJIN_H | Read only | Byte | 01h | |
| | Output | PJOUT | Read/write | Word | 02h | undefined |
| | | PJOUT_L | Read/write | Byte | 02h | undefined |
| | | PJOUT_H | Read/write | Byte | 03h | undefined |
| | Direction | PJDIR | Read/write | Word | 04h | 0000h |
| | | PJDIR_L | Read/write | Byte | 04h | 00h |
| | | PJDIR_H | Read/write | Byte | 05h | 00h |
| | Resistor Enable | PJREN | Read/write | Word | 06h | 0000h |
| | | PJREN_L | Read/write | Byte | 06h | 00h |
| | | PJREN_H | Read/write | Byte | 07h | 00h |
| | Drive Strength | PJDS | Read/write | Word | 08h | 0000h |
| | - | PJDS L | Read/write | Byte | 08h | 00h |
| | | PJDS_H | Read/write | Byte | 09h | 00h |



Digital I/O Registers www.ti.com

| <u> </u> | gitai i/O rtog | natora | | | | | | www.ti.com |
|----------|----------------|-----------------|------------|-----|-----|-----|-----|------------|
| Po | ort 1 Interru | pt Vector Regis | ter (P1IV) | | | | | |
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | r0 | rO | rO | r0 | r0 | rO | rO | r0 |
| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | 0 | 0 | 0 | | Р | 1IV | | 0 |
| | r0 | r0 | r0 | r-0 | r-0 | r-0 | r-0 | r0 |
| | | | | | | | | |

P1IV Bits 15-0 Port 1 interrupt vector value

| P1IV Contents | Interrupt Source | Interrupt Flag | Interrupt Priority |
|---------------|----------------------|----------------|-----------------------|
| 00h | No interrupt pending | | |
| 02h | Port 1.0 interrupt | P1IFG.0 | Highest |
| 04h | Port 1.1 interrupt | P1IFG.1 | |
| 06h | Port 1.2 interrupt | P1IFG.2 | |
| 08h | Port 1.3 interrupt | P1IFG.3 | |
| 0Ah | Port 1.4 interrupt | P1IFG.4 | |
| 0Ch | Port 1.5 interrupt | P1IFG.5 | |
| 0Eh | Port 1.6 interrupt | P1IFG.6 | |
| 10h | Port 1.7 interrupt | P1IFG.7 | Lowest |

Port 2 Interrupt Vector Register (P2IV)

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|----|----|----|-----|-----|-----|-----|----|
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| r0 | rO | rO | rO | rO | rO | rO | r0 |
| | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0 | 0 | 0 | | P2 | 2IV | | 0 |
| r0 | rO | rO | r-0 | r-0 | r-0 | r-0 | rO |

P2IV Bits 15-0 Port 2 interrupt vector value

| P2IV Contents | Interrupt Source | Interrupt Flag | Interrupt Priority |
|---------------|----------------------|----------------|-----------------------|
| 00h | No interrupt pending | | |
| 02h | Port 2.0 interrupt | P2IFG.0 | Highest |
| 04h | Port 2.1 interrupt | P2IFG.1 | |
| 06h | Port 2.2 interrupt | P2IFG.2 | |
| 08h | Port 2.3 interrupt | P2IFG.3 | |
| 0Ah | Port 2.4 interrupt | P2IFG.4 | |
| 0Ch | Port 2.5 interrupt | P2IFG.5 | |
| 0Eh | Port 2.6 interrupt | P2IFG.6 | |
| 10h | Port 2.7 interrupt | P2IFG.7 | Lowest |
| | | | |

294



Digital I/O Registers www.ti.com Port 1 Interrupt Edge Select Register (P1IES) 3 2 0 4 1 P1IES rw rw rw rw rw rw P1IES Bits 7-0 Port 1 interrupt edge select P1IFG flag is set with a low-to-high transition. P1IFG flag is set with a high-to-low transition. Port 1 Interrupt Enable Register (P1IE) 7 6 3 0 P1IE rw-0 rw-0 rw-0 rw-0 rw-0 rw-0 rw-0 rw-0 P1IE Bits 7-0 Port 1 interrupt enable Corresponding port interrupt disabled Corresponding port interrupt enabled Port 1 Interrupt Flag Register (P1IFG) 7 6 3 0 P1IFG rw-0 rw-0 rw-0 rw-0 rw-0 rw-0 rw-0 rw-0 P1IFG Bits 7-0 Port 1 interrupt flag No interrupt is pending. Interrupt is pending. Port 2 Interrupt Edge Select Register (P2IES) 5 7 6 4 3 2 1 0 P2IES rw rw rw rw rw rw rw Bits 7-0 P2IES Port 2 interrupt edge select P2IFG flag is set with a low-to-high transition. P2IFG flag is set with a high-to-low transition. Port 2 Interrupt Enable Register (P2IE) 7 6 5 3 2 0 P2IE rw-0 rw-0 rw-0 rw-0 rw-0 rw-0 rw-0 rw-0 P2IE Bits 7-0 Port 2 interrupt enable

Corresponding port interrupt disabled Corresponding port interrupt enabled



Digital I/O Registers www.ti.com Port 2 Interrupt Flag Register (P2IFG) 6 2 4 3 0 P2IFG rw-0 rw-0 rw-0 rw-0 rw-0 rw-0 rw-0 rw-0 P2IFG Bits 7-0 Port 2 interrupt flag No interrupt is pending. Interrupt is pending. Port x Input Register (PxIN) 3 **PxIN** r r r r **PxIN** Bits 7-0 Port x input. Read only. Port x Output Register (PxOUT) 7 5 4 3 2 0 1 **PxOUT** rw rw rw rw rw rw **PxOUT** Bits 7-0 Port x output When I/O configured to output mode: Output is low. 0 1 Output is high. When I/O configured to input mode and pullups/pulldowns enabled: pulldown selected pullup selected Port x Direction Register (PxDIR) 7 6 5 4 3 2 0 1 **PxDIR** rw-0 rw-0 rw-0 rw-0 rw-0 rw-0 rw-0 rw-0 **PxDIR** Bits 7-0 Port x direction Port configured as input Port configured as output Port x Drive Strength Register (PxDS) 7 6 5 4 3 2 0 **PxDS** rw-0 rw-0 rw-0 rw-0 rw-0 rw-0 rw-0 rw-0 **PxDS** Bits 7-0 Port x drive strength Reduced output drive strength Full output drive strength



RAM Controller

The RAM controller (RAMCTL) allows control of the operation of the RAM.

| Top | oic | | Page |
|-----|-----|--------------------------------------|------|
| | | | |
| | 8.1 | Ram Controller (RAMCTL) Introduction | 298 |
| | 8.2 | RAMCTL Operation | 298 |
| | 8.3 | RAMCTL Module Registers | 299 |



8.1 Ram Controller (RAMCTL) Introduction

The RAMCTL provides access to the different power modes of the RAM. The RAMCTL allows the ability to reduce the leakage current while the CPU is off. The RAM can also be switched off. In retention mode, the RAM content is saved while the RAM content is lost in off mode. The RAM is partitioned in sectors, typically of 4KB (sector) size. See the device-specific data sheet for actual block allocation and size. Each sector is controlled by the RAM controller RAM Sector Off control bit (RCRSyOFF) of the RAMCTL Control 0 register (RCCTL0). The RCCTL0 register is password protected. Only if the correct password is written during a word write, the RCCTL0 register content can be modified. Byte write accesses or write accesses with a wrong password are ignored.

8.2 RAMCTL Operation

Active mode

In active mode, the RAM can be read and written at any time. If a RAM address of a sector must hold data, the whole sector cannot be switched off.

Low-power modes

In all low-power modes, the CPU is switched off. As soon as the CPU is switched off, the RAM enters retention mode to reduce the leakage current.

RAM off mode

Each sector can be turned off independently of each other by setting the respective RCRSyOFF bit to 1. Reading from a switched off RAM sector returns 0 as data. All data previously stored into a switched off RAM sector is lost and cannot be read, even if the sector is turned on again.

Stack pointer

The program stack is located in RAM. Sectors holding the stack must not be turned off if an interrupt has to be executed, or a low-power mode is entered.

USB buffer memory

On devices with USB, the USB buffer memory is located in RAM. Sector 7 is used for this purpose. RCRS7OFF can be set to switch off this memory if it is not required for USB operation or is not being utilized in normal operation.



8.3 RAMCTL Module Registers

The RAMCTL module register is listed in Table 8-1. The base address can be found in the device-specific data sheet. The address offset is given in Table 8-1.

Note:

All registers have word or byte register access. For a generic register *ANYREG*, the suffix "_L" (*ANYREG_L*) refers to the lower byte of the register (bits 0 through 7). The suffix "_H" (*ANYREG_H*) refers to the upper byte of the register (bits 8 through 15).

Table 8-1. RAMCTL Module Register

| Register | Short Form | Register Type | Register Access | Address Offset | Initial State |
|--------------------------|------------|------------------|--------------------|-------------------|---------------|
| RAM Controller Control 0 | RCCTL0 | Read/write | Word | 00h | 6900h |
| | RCCTL0_L | Read/write | Byte | 00h | 00h |
| | RCCTL0_H | Read/write | Byte | 01h | 69h |



| RAM Controller | Control 0 R | egister (RCCTL0 |) | | | | |
|----------------|-------------|---------------------|-------------------|--|--------------------|-------------------|------------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| | | | Always re | eads as 69h ritten as 5Ah | | | |
| rw-0 | rw-1 | rw-1 | rw-0 | rw-1 | rw-0 | rw-0 | rw-1 |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RCRS70FF | | Reserved | | RCRS30FF | RCRS2OFF | RCRS10FF | RCRS0OFF |
| rw-0 | r-0 | r-0 | r-0 | rw-0 | rw-0 | rw-0 | rw-0 |
| RCKEY | Bits 15-8 | RAM controller ke | ey. Always read a | as 69h. Must be wr | itten as 5Ah, othe | rwise the RAMCT | L write is |
| RCRS70FF | Bit 7 | sector 7 is lost. O | n devices with U | Setting the bit to 1 SB, this sector is a he address range | lso used as USB | buffer memory. Se | |
| Reserved | Bits 6-4 | Reserved. Always | s read as 0. | | | | |
| RCRSyOFF | Bits 3-0 | | | Setting the bit to 1 ecific data sheet to | | | |



DMA Controller

The direct memory access (DMA) controller module transfers data from one address to another, without CPU intervention. This chapter describes the operation of the DMA controller.

| Topic | | Page |
|-------|---|------|
| | | |
| 9. | Direct Memory Access (DMA) Introduction | 302 |
| 9. | 2 DMA Operation | 304 |
| 9. | B DMA Registers | 315 |



9.1 **Direct Memory Access (DMA) Introduction**

The DMA controller transfers data from one address to another, without CPU intervention, across the entire address range. For example, the DMA controller can move data from the ADC conversion memory to RAM.

Devices that contain a DMA controller may have up to eight DMA channels available. Therefore, depending on the number of DMA channels available, some features described in this chapter are not applicable to all devices. See the device-specific data sheet for number of channels supported.

Using the DMA controller can increase the throughput of peripheral modules. It can also reduce system power consumption by allowing the CPU to remain in a low-power mode, without having to awaken to move data to or from a peripheral.

DMA controller features include:

- Up to eight independent transfer channels
- Configurable DMA channel priorities
- Requires only two MCLK clock cycles per transfer
- Byte or word and mixed byte/word transfer capability
- Block sizes up to 65535 bytes or words
- Configurable transfer trigger selections
- Selectable-edge or level-triggered transfer
- Four addressing modes
- Single, block, or burst-block transfer modes

The DMA controller block diagram is shown in Figure 9-1.






Figure 9-1. DMA Controller Block Diagram



DMA Operation www.ti.com

9.2 DMA Operation

The DMA controller is configured with user software. The setup and operation of the DMA is discussed in the following sections.

9.2.1 DMA Addressing Modes

The DMA controller has four addressing modes. The addressing mode for each DMA channel is independently configurable. For example, channel 0 may transfer between two fixed addresses, while channel 1 transfers between two blocks of addresses. The addressing modes are shown in Figure 9-2. The addressing modes are:

- · Fixed address to fixed address
- Fixed address to block of addresses
- · Block of addresses to fixed address
- Block of addresses to block of addresses

The addressing modes are configured with the DMASRCINCR and DMADSTINCR control bits. The DMASRCINCR bits select if the source address is incremented, decremented, or unchanged after each transfer. The DMADSTINCR bits select if the destination address is incremented, decremented, or unchanged after each transfer.

Transfers may be byte to byte, word to word, byte to word, or word to byte. When transferring word to byte, only the lower byte of the source-word transfers. When transferring byte to word, the upper byte of the destination-word is cleared when the transfer occurs.




Figure 9-2. DMA Addressing Modes

9.2.2 DMA Transfer Modes

The DMA controller has six transfer modes selected by the DMADT bits as listed in Table 9-1. Each channel is individually configurable for its transfer mode. For example, channel 0 may be configured in single transfer mode, while channel 1 is configured for burst-block transfer mode, and channel 2 operates in repeated block mode. The transfer mode is configured independently from the addressing mode. Any addressing mode can be used with any transfer mode.

Two types of data can be transferred selectable by the DMAxCTL DSTBYTE and SRCBYTE fields. The source and/or destination location can be either byte or word data. It is also possible to transfer byte to byte, word to word, or any combination.



www.ti.com Single Transfer

| Table | 9-1 | $DM\Delta$ | Transfer | Modes |
|-------|-----|------------|----------|-------|
| | | | | |

| DMADT | Transfer Mode | Description |
|----------|-------------------------------|---|
| 000 | Single transfer | Each transfer requires a trigger. DMAEN is automatically cleared when DMAxSZ transfers have been made. |
| 001 | Block transfer | A complete block is transferred with one trigger. DMAEN is automatically cleared at the end of the block transfer. |
| 010, 011 | Burst-block transfer | CPU activity is interleaved with a block transfer. DMAEN is automatically cleared at the end of the burst-block transfer. |
| 100 | Repeated single transfer | Each transfer requires a trigger. DMAEN remains enabled. |
| 101 | Repeated block transfer | A complete block is transferred with one trigger. DMAEN remains enabled. |
| 110, 111 | Repeated burst-block transfer | CPU activity is interleaved with a block transfer. DMAEN remains enabled. |

Single Transfer

In single transfer mode, each byte/word transfer requires a separate trigger. The single transfer state diagram is shown in Figure 9-3.

The DMAxSZ register is used to define the number of transfers to be made. The DMADSTINCR and DMASRCINCR bits select if the destination address and the source address are incremented or decremented after each transfer. If DMAxSZ = 0, no transfers occur.

The DMAxSA, DMAxDA, and DMAxSZ registers are copied into temporary registers. The temporary values of DMAxSA and DMAxDA are incremented or decremented after each transfer. The DMAxSZ register is decremented after each transfer. When the DMAxSZ register decrements to zero, it is reloaded from its temporary register and the corresponding DMAIFG flag is set. When DMADT = {0}, the DMAEN bit is cleared automatically when DMAxSZ decrements to zero and must be set again for another transfer to occur.

In repeated single transfer mode, the DMA controller remains enabled with DMAEN = 1, and a transfer occurs every time a trigger occurs.



Block Transfer www.ti.com




Figure 9-3. DMA Single Transfer State Diagram

Block Transfer

In block transfer mode, a transfer of a complete block of data occurs after one trigger. When DMADT = {1} ,the DMAEN bit is cleared after the completion of the block transfer and must be set again before another block transfer can be triggered. After a block transfer has been triggered, further trigger signals occurring during the block transfer are ignored. The block transfer state diagram is shown in Figure 9-4.

The DMAxSZ register is used to define the size of the block, and the DMADSTINCR and DMASRCINCR bits select if the destination address and the source address are incremented or decremented after each transfer of the block. If DMAxSZ = 0, no transfers occur.

The DMAxSA, DMAxDA, and DMAxSZ registers are copied into temporary registers. The temporary values of DMAxSA and DMAxDA are incremented or decremented after each transfer in the block. The DMAxSZ register is decremented after each transfer of the block and shows the number of transfers remaining in the block. When the DMAxSZ register decrements to zero, it is reloaded from its temporary register and the corresponding DMAIFG flag is set.



www.ti.com Block Transfer

During a block transfer, the CPU is halted until the complete block has been transferred. The block transfer takes $2 \times MCLK \times DMAxSZ$ clock cycles to complete. CPU execution resumes with its previous state after the block transfer is complete.

In repeated block transfer mode, the DMAEN bit remains set after completion of the block transfer. The next trigger after the completion of a repeated block transfer triggers another block transfer.




Figure 9-4. DMA Block Transfer State Diagram

Burst-Block Transfer

In burst-block mode, transfers are block transfers with CPU activity interleaved. The CPU executes two MCLK cycles after every four byte/word transfers of the block, resulting in 20% CPU execution capacity. After the burst-block, CPU execution resumes at 100% capacity and the DMAEN bit is cleared. DMAEN must be set again before another burst-block transfer can be triggered. After a burst-block transfer has been triggered, further trigger signals occurring during the burst-block transfer are ignored. The burst-block transfer state diagram is shown in Figure 9-5.

The DMAxSZ register is used to define the size of the block, and the DMADSTINCR and DMASRCINCR bits select if the destination address and the source address are incremented or decremented after each transfer of the block. If DMAxSZ = 0, no transfers occur.



Block Transfer www.ti.com

The DMAxSA, DMAxDA, and DMAxSZ registers are copied into temporary registers. The temporary values of DMAxSA and DMAxDA are incremented or decremented after each transfer in the block. The DMAxSZ register is decremented after each transfer of the block and shows the number of transfers remaining in the block. When the DMAxSZ register decrements to zero, it is reloaded from its temporary register and the corresponding DMAIFG flag is set.

In repeated burst-block mode, the DMAEN bit remains set after completion of the burst-block transfer and no further trigger signals are required to initiate another burst-block transfer. Another burst-block transfer begins immediately after completion of a burst-block transfer. In this case, the transfers must be stopped by clearing the DMAEN bit, or by an (non)maskable interrupt (NMI) when ENNMI is set. In repeated burst-block mode the CPU executes at 20% capacity continuously until the repeated burst-block transfer is stopped.



www.ti.com Block Transfer




Figure 9-5. DMA Burst-Block Transfer State Diagram



9.2.3 Initiating DMA Transfers

Each DMA channel is independently configured for its trigger source with the DMAxTSEL. The DMAxTSEL bits should be modified only when the DMACTLx DMAEN bit is 0. Otherwise, unpredictable DMA triggers may occur. Table 9-2 describes the trigger operation for each type of module. See the device-specific data sheet for the list of triggers available, along with their respective DMAxTSEL values.

When selecting the trigger, the trigger must not have already occurred, or the transfer does not take place.

Note: DMA trigger selection and USB

On devices that contain a USB module, the triggers selection from DMA channels 0, 1, or 2 can be used for the USB time stamp event selection (see the USB module description for further details).

Edge-Sensitive Triggers

When DMALEVEL = 0, edge-sensitive triggers are used, and the rising edge of the trigger signal initiates the transfer. In single-transfer mode, each transfer requires its own trigger. When using block or burst-block modes, only one trigger is required to initiate the block or burst-block transfer.

Level-Sensitive Triggers

When DMALEVEL = 1, level-sensitive triggers are used. For proper operation, level-sensitive triggers can only be used when external trigger DMAE0 is selected as the trigger. DMA transfers are triggered as long as the trigger signal is high and the DMAEN bit remains set.

The trigger signal must remain high for a block or burst-block transfer to complete. If the trigger signal goes low during a block or burst-block transfer, the DMA controller is held in its current state until the trigger goes back high or until the DMA registers are modified by software. If the DMA registers are not modified by software, when the trigger signal goes high again, the transfer resumes from where it was when the trigger signal went low.

When DMALEVEL = 1, transfer modes selected when DMADT = {0, 1, 2, 3} are recommended because the DMAEN bit is automatically reset after the configured transfer.

Halting Executing Instructions for DMA Transfers

The DMARMWDIS bit controls when the CPU is halted for DMA transfers. When DMARMWDIS = 0, the CPU is halted immediately and the transfer begins when a trigger is received. In this case, it is possible that CPU read-modify-write operations can be interrupted by a DMA transfer. When DMARMWDIS = 1, the CPU finishes the currently executing read-modify-write operation before the DMA controller halts the CPU and the transfer begins (see Table 9-2).



| Table 9-2. DMA | Trigger | Operation |
|----------------|---------|-----------|
|----------------|---------|-----------|

| Module | Operation |
|----------|---|
| DMA | A transfer is triggered when the DMAREQ bit is set. The DMAREQ bit is automatically reset when the transfer starts. A transfer is triggered when the DMAxIFG flag is set. DMA0IFG triggers channel 1, DMA1IFG triggers channel 2, and DMA2IFG triggers channel 0. None of the DMAxIFG flags are automatically reset when the transfer starts. A transfer is triggered by the external trigger DMAE0. |
| Timer_A | A transfer is triggered when the TAxCCR0 CCIFG flag is set. The TAxCCR0 CCIFG flag is automatically reset when the transfer starts. If the TAxCCR0 CCIE bit is set, the TAxCCR0 CCIFG flag dies not trigger a transfer. A transfer is triggered when the TAxCCR2 CCIFG flag is set. The TAxCCR2 CCIFG flag is automatically reset when the transfer starts. If the TAxCCR2 CCIE bit is set, the TAxCCR2 CCIFG flag does not trigger a transfer. |
| Timer_B | A transfer is triggered when the TBxCCR0 CCIFG flag is set. The TBxCCR0 CCIFG flag is automatically reset when the transfer starts. If the TBxCCR0 CCIE bit is set, the TBxCCR0 CCIFG flag does not trigger a transfer. A transfer is triggered when the TBxCCR2 CCIFG flag is set. The TBxCCR2 CCIFG flag is automatically reset when the transfer starts. If the TBxCCR2 CCIE bit is set, the TBxCCR2 CCIFG flag does not trigger a transfer. |
| USCI_Ax | A transfer is triggered when USCI_Ax receives new data. UCAxRXIFG is automatically reset when the transfer starts. If UCAxRXIE is set, the UCAxRXIFG does not trigger a transfer. A transfer is triggered when USCI_Ax is ready to transmit new data. UCAxTXIFG is automatically reset when the transfer starts. If UCAxTXIE is set, the UCAxTXIFG does not trigger a transfer. |
| USCI_Bx | A transfer is triggered when USCI_Bx receives new data. UCBxRXIFG is automatically reset when the transfer starts. If UCBxRXIE is set, the UCBxRXIFG does not trigger a transfer. A transfer is triggered when USCI_Bx is ready to transmit new data. UCBxTXIFG is automatically reset when the transfer starts. If UCBxTXIE is set, the UCBxTXIFG does not trigger a transfer. |
| DAC12_A | A transfer is triggered when the DAC12_xCTL0 DAC12IFG flag is set. The DAC12_xCTL0 DAC12IFG flag is automatically cleared when the transfer starts. If the DAC12_xCTL0 DAC12IE bit is set, the DAC12_xCTL0 DAC12IFG flag does not trigger a transfer. |
| ADC12_A | A transfer is triggered by an ADC12IFG flag. When single-channel conversions are performed, the corresponding ADC12IFG is the trigger. When sequences are used, the ADC12IFG for the last conversion in the sequence is the trigger. A transfer is triggered when the conversion is completed and the ADC12IFG is set. Setting the ADC12IFG with software does not trigger a transfer. All ADC12IFG flags are automatically reset when the associated ADC12MEMx register is accessed by the DMA controller. |
| MPY | A transfer is triggered when the hardware multiplier is ready for a new operand. |
| Reserved | No transfer is triggered. |

9.2.4 Stopping DMA Transfers

There are two ways to stop DMA transfers in progress:

- A single, block, or burst-block transfer may be stopped with an NMI, if the ENNMI bit is set in register DMACTL1.
- A burst-block transfer may be stopped by clearing the DMAEN bit.

9.2.5 DMA Channel Priorities

The default DMA channel priorities are DMA0 through DMA7. If two or three triggers happen simultaneously or are pending, the channel with the highest priority completes its transfer (single, block, or burst-block transfer) first, then the second priority channel, then the third priority channel. Transfers in progress are not halted if a higher-priority channel is triggered. The higher-priority channel waits until the transfer in progress completes before starting.

The DMA channel priorities are configurable with the ROUNDROBIN bit. When the ROUNDROBIN bit is set, the channel that completes a transfer becomes the lowest priority. The *order* of the priority of the channels always stays the same, DMA0-DMA1-DMA2, for example, for three channels. When the ROUNDROBIN bit is cleared, the channel priority returns to the default priority.

| DMA Priority | Transfer Occurs | New DMA Priority |
|----------------|-----------------|------------------|
| DMA0-DMA1-DMA2 | DMA1 | DMA2-DMA0-DMA1 |
| DMA2-DMA0-DMA1 | DMA2 | DMA0-DMA1-DMA2 |
| DMA0-DMA1-DMA2 | DMA0 | DMA1-DMA2-DMA0 |



9.2.6 DMA Transfer Cycle Time

The DMA controller requires one or two MCLK clock cycles to synchronize before each single transfer or complete block or burst-block transfer. Each byte/word transfer requires two MCLK cycles after synchronization, and one cycle of wait time after the transfer. Because the DMA controller uses MCLK, the DMA cycle time is dependent on the MSP430 operating mode and clock system setup.

If the MCLK source is active but the CPU is off, the DMA controller uses the MCLK source for each transfer, without reenabling the CPU. If the MCLK source is off, the DMA controller temporarily restarts MCLK, sourced with DCOCLK, for the single transfer or complete block or burst-block transfer. The CPU remains off and after the transfer completes, MCLK is turned off. The maximum DMA cycle time for all operating modes is shown in Table 9-3.

Table 9-3. Maximum Single-Transfer DMA Cycle Time

| CPU Operating Mode Clock Source | Maximum DMA Cycle Time |
|---------------------------------------|-------------------------------------|
| Active mode MCLK = DCOCLK | 4 MCLK cycles |
| Active mode MCLK = LFXT1CLK | 4 MCLK cycles |
| Low-power mode LPM0/1 MCLK = DCOCLK | 5 MCLK cycles |
| Low-power mode LPM3/4 MCLK = DCOCLK | 5 MCLK cycles + 5 μs ⁽¹⁾ |
| Low-power mode LPM0/1 MCLK = LFXT1CLK | 5 MCLK cycles |
| Low-power mode LPM3 MCLK = LFXT1CLK | 5 MCLK cycles |
| Low-power mode LPM4 MCLK = LFXT1CLK | 5 MCLK cycles + 5 μs ⁽¹⁾ |
| | |

The additional 5 μ s are needed to start the DCOCLK. It is the $t_{(LPMx)}$ parameter in the data sheet.

9.2.7 Using DMA With System Interrupts

DMA transfers are not interruptible by system interrupts. System interrupts remain pending until the completion of the transfer. NMIs can interrupt the DMA controller if the ENNMI bit is set.

System interrupt service routines are interrupted by DMA transfers. If an interrupt service routine or other routine must execute with no interruptions, the DMA controller should be disabled prior to executing the routine.

9.2.8 DMA Controller Interrupts

Each DMA channel has its own DMAIFG flag. Each DMAIFG flag is set in any mode when the corresponding DMAxSZ register counts to zero. If the corresponding DMAIE and GIE bits are set, an interrupt request is generated.

All DMAIFG flags are prioritized, with DMA0IFG being the highest, and combined to source a single interrupt vector. The highest-priority enabled interrupt generates a number in the DMAIV register. This number can be evaluated or added to the program counter (PC) to automatically enter the appropriate software routine. Disabled DMA interrupts do not affect the DMAIV value.

Any access, read or write, of the DMAIV register automatically resets the highest pending interrupt flag. If another interrupt flag is set, another interrupt is immediately generated after servicing the initial interrupt. For example, assume that DMA0 has the highest priority. If the DMA0IFG and DMA2IFG flags are set when the interrupt service routine accesses the DMAIV register, DMA0IFG is reset automatically. After the RETI instruction of the interrupt service routine is executed, the DMA2IFG generates another interrupt.

DMAIV Software Example

The following software example shows the recommended use of DMAIV and the handling overhead for an eight channel DMA controller. The DMAIV value is added to the PC to automatically jump to the appropriate routine.

The numbers at the right margin show the necessary CPU cycles for each instruction. The software overhead for different interrupt sources includes interrupt latency and return-from-interrupt cycles, but not the task handling itself.



| ;Interrupt handler for DMAxIFG Cycles | | | | | |
|---------------------------------------|------|-----------|---|--------------------------|---|
| DMA_HND | | | ; | Interrupt latency | 6 |
| | ADD | &DMAIV,PC | ; | Add offset to Jump table | 3 |
| | RETI | | ; | Vector 0: No interrupt | 5 |
| | JMP | DMA0_HND | ; | Vector 2: DMA channel 0 | 2 |
| | JMP | DMA1_HND | ; | Vector 4: DMA channel 1 | 2 |
| | JMP | DMA2_HND | ; | Vector 6: DMA channel 2 | 2 |
| | JMP | DMA3_HND | ; | Vector 8: DMA channel 3 | 2 |
| | JMP | DMA4_HND | ; | Vector 10: DMA channel 4 | 2 |
| | JMP | DMA5_HND | ; | Vector 12: DMA channel 5 | 2 |
| | JMP | DMA6_HND | ; | Vector 14: DMA channel 6 | 2 |
| | JMP | DMA7_HND | ; | Vector 16: DMA channel 7 | 2 |
| DMA7_HND | | | ; | Vector 16: DMA channel 7 | |
| | | | ; | Task starts here | |
| | RETI | | ; | Back to main program | 5 |
| DMA6_HND | | | ; | Vector 14: DMA channel 6 | |
| | | | ; | Task starts here | |
| | RETI | | ; | Back to main program | 5 |
| DMA5_HND | | | ; | Vector 12: DMA channel 5 | |
| | | | ; | Task starts here | |
| | RETI | | ; | Back to main program | 5 |
| DMA4_HND | | | ; | Vector 10: DMA channel 4 | |
| | | | ; | Task starts here | |
| | RETI | | ; | Back to main program | 5 |
| DMA3_HND | | | ; | Vector 8: DMA channel 3 | |
| | | | ; | Task starts here | |
| | RETI | | ; | Back to main program | 5 |
| DMA2_HND | | | ; | Vector 6: DMA channel 2 | |
| | | | ; | Task starts here | |
| | RETI | | ; | Back to main program | 5 |
| DMA1_HND | | | ; | Vector 4: DMA channel 1 | |
| | | | ; | Task starts here | |
| | RETI | | ; | Back to main program | 5 |
| DMA0_HND | | | ; | Vector 2: DMA channel 0 | |
| | | | ; | Task starts here | |
| | RETI | | ; | Back to main program | 5 |



9.2.9 Using the USCI_B &C Module With the DMA Controller

The USCI_B I²C module provides two trigger sources for the DMA controller. The USCI_B I²C module can trigger a transfer when new I²C data is received and the when the transmit data is needed.

9.2.10 Using ADC12 With the DMA Controller

MSP430 devices with an integrated DMA controller can automatically move data from any ADC12MEMx register to another location. DMA transfers are done without CPU intervention and independently of any low-power modes. The DMA controller increases throughput of the ADC12 module, and enhances low-power applications allowing the CPU to remain off while data transfers occur.

DMA transfers can be triggered from any ADC12IFG flag. When CONSEQx = {0,2}, the ADC12IFG flag for the ADC12MEMx used for the conversion can trigger a DMA transfer. When CONSEQx = {1,3}, the ADC12IFG flag for the last ADC12MEMx in the sequence can trigger a DMA transfer. Any ADC12IFG flag is automatically cleared when the DMA controller accesses the corresponding ADC12MEMx.

9.2.11 Using DAC12 With the DMA Controller

MSP430 devices with an integrated DMA controller can automatically move data to the DAC12_xDAT register. DMA transfers are done without CPU intervention and independently of any low-power modes. The DMA controller increases throughput to the DAC12 module, and enhances low-power applications allowing the CPU to remain off while data transfers occur.

Applications requiring periodic waveform generation can benefit from using the DMA controller with the DAC12. For example, an application that produces a sinusoidal waveform may store the sinusoid values in a table. The DMA controller can continuously and automatically transfer the values to the DAC12 at specific intervals creating the sinusoid with zero CPU execution. The DAC12_xCTL DAC12IFG flag is automatically cleared when the DMA controller accesses the DAC12_xDAT register.



www.ti.com DMA Registers

9.3 DMA Registers

The DMA module registers are listed in Table 9-4. The base addresses can be found in the device-specific data sheet. Each channel starts at its respective base address. The address offsets are listed in Table 9-4.

Note:

All registers have word or byte register access. For a generic register *ANYREG*, the suffix "_L" (*ANYREG_L*) refers to the lower byte of the register (bits 0 through 7). The suffix "_H" (*ANYREG_H*) refers to the upper byte of the register (bits 8 through 15).

Table 9-4. DMA Registers

| Register | Short Form | Register Type | Register Access | Address Offset | Initial State |
|-----------------------------------|------------|---------------|--------------------|-------------------|---------------|
| DMA Control 0 | DMACTL0 | Read/write | Word | 00h | 0000h |
| | DMACTL0_L | Read/write | Byte | 00h | 00h |
| | DMACTL0_H | Read/write | Byte | 01h | 00h |
| DMA Control 1 | DMACTL1 | Read/write | Word | 02h | 0000h |
| | DMACTL1_L | Read/write | Byte | 02h | 00h |
| | DMACTL1_H | Read/write | Byte | 03h | 00h |
| DMA Control 2 | DMACTL2 | Read/write | Word | 04h | 0000h |
| | DMACTL2_L | Read/write | Byte | 04h | 00h |
| | DMACTL2_H | Read/write | Byte | 05h | 00h |
| DMA Control 3 | DMACTL3 | Read/write | Word | 06h | 0000h |
| | DMACTL3_L | Read/write | Byte | 06h | 00h |
| | DMACTL3_H | Read/write | Byte | 07h | 00h |
| DMA Control 4 | DMACTL4 | Read/write | Word | 08h | 0000h |
| | DMACTL4_L | Read/write | Byte | 08h | 00h |
| | DMACTL4_H | Read/write | Byte | 09h | 00h |
| DMA Interrupt Vector | DMAIV | Read only | Word | 0Eh | 0000h |
| | DMAIV_L | Read only | Byte | 0Eh | 00h |
| | DMAIV_H | Read only | Byte | 0Fh | 00h |
| DMA Channel 0 Control | DMA0CTL | Read/write | Word | 00h | 0000h |
| | DMA0CTL_L | Read/write | Byte | 00h | 00h |
| | DMA0CTL_H | Read/write | Byte | 01h | 00h |
| DMA Channel 0 Source Address | DMA0SA | Read/write | | 02h | undefined |
| DMA Channel 0 Destination Address | DMA0DA | Read/write | | 06h | undefined |
| DMA Channel 0 Transfer Size | DMA0SZ | Read/write | Word | 0Ah | undefined |
| | DMA0SZ_L | Read/write | Byte | 0Ah | undefined |
| | DMA0SZ_H | Read/write | Byte | 0Bh | undefined |
| DMA Channel 1 Control | DMA1CTL | Read/write | Word | 00h | 0000h |
| | DMA1CTL_L | Read/write | Byte | 00h | 00h |
| | DMA1CTL_H | Read/write | Byte | 01h | 00h |
| DMA Channel 1 Source Address | DMA1SA | Read/write | | 02h | undefined |
| DMA Channel 1 Destination Address | DMA1DA | Read/write | | 06h | undefined |
| DMA Channel 1 Transfer Size | DMA1SZ | Read/write | Word | 0Ah | undefined |
| | DMA1SZ_L | Read/write | Byte | 0Ah | undefined |
| | DMA1SZ_H | Read/write | Byte | 0Bh | undefined |
| DMA Channel 2 Control | DMA2CTL | Read/write | Word | 00h | 0000h |
| | DMA2CTL_L | Read/write | Byte | 00h | 00h |
| | DMA2CTL_H | Read/write | Byte | 01h | 00h |
| DMA Channel 2 Source Address | DMA2SA | Read/write | | 02h | undefined |



DMA Registers www.ti.com

Table 9-4. DMA Registers (continued)

| Register | Short Form | Register Type | Register Access | Address Offset | Initial State |
|-----------------------------------|------------|---------------|--------------------|-------------------|---------------|
| DMA Channel 2 Destination Address | DMA2DA | Read/write | | 06h | undefined |
| DMA Channel 2 Transfer Size | DMA2SZ | Read/write | Word | 0Ah | undefined |
| | DMA2SZ_L | Read/write | Byte | 0Ah | undefined |
| | DMA2SZ_H | Read/write | Byte | 0Bh | undefined |
| DMA Channel 3 Control | DMA3CTL | Read/write | Word | 00h | 0000h |
| | DMA3CTL_L | Read/write | Byte | 00h | 00h |
| | DMA3CTL_H | Read/write | Byte | 01h | 00h |
| DMA Channel 3 Source Address | DMA3SA | Read/write | | 02h | undefined |
| DMA Channel 3 Destination Address | DMA3DA | Read/write | | 06h | undefined |
| DMA Channel 3 Transfer Size | DMA3SZ | Read/write | Word | 0Ah | undefined |
| | DMA3SZ_L | Read/write | Byte | 0Ah | undefined |
| | DMA3SZ_H | Read/write | Byte | 0Bh | undefined |
| DMA Channel 4 Control | DMA4CTL | Read/write | Word | 00h | 0000h |
| | DMA4CTL_L | Read/write | Byte | 00h | 00h |
| | DMA4CTL_H | Read/write | Byte | 01h | 00h |
| DMA Channel 4 Source Address | DMA4SA | Read/write | | 02h | undefined |
| DMA Channel 4 Destination Address | DMA4DA | Read/write | | 06h | undefined |
| DMA Channel 4 Transfer Size | DMA4SZ | Read/write | Word | 0Ah | undefined |
| | DMA4SZ_L | Read/write | Byte | 0Ah | undefined |
| | DMA4SZ_H | Read/write | Byte | 0Bh | undefined |
| DMA Channel 5 Control | DMA5CTL | Read/write | Word | 00h | 0000h |
| | DMA5CTL_L | Read/write | Byte | 00h | 00h |
| | DMA5CTL_H | Read/write | Byte | 01h | 00h |
| DMA Channel 5 Source Address | DMA5SA | Read/write | | 02h | undefined |
| DMA Channel 5 Destination Address | DMA5DA | Read/write | | 06h | undefined |
| DMA Channel 5 Transfer Size | DMA5SZ | Read/write | Word | 0Ah | undefined |
| | DMA5SZ_L | Read/write | Byte | 0Ah | undefined |
| | DMA5SZ_H | Read/write | Byte | 0Bh | undefined |
| DMA Channel 6 Control | DMA6CTL | Read/write | Word | 00h | 0000h |
| | DMA6CTL_L | Read/write | Byte | 00h | 00h |
| | DMA6CTL_H | Read/write | Byte | 01h | 00h |
| DMA Channel 6 Source Address | DMA6SA | Read/write | | 02h | undefined |
| DMA Channel 6 Destination Address | DMA6DA | Read/write | | 06h | undefined |
| DMA Channel 6 Transfer Size | DMA6SZ | Read/write | Word | 0Ah | undefined |
| | DMA6SZ_L | Read/write | Byte | 0Ah | undefined |
| | DMA6SZ_H | Read/write | Byte | 0Bh | undefined |
| DMA Channel 7 Control | DMA7CTL | Read/write | Word | 00h | 0000h |
| | DMA7CTL_L | Read/write | Byte | 00h | 00h |
| | DMA7CTL_H | Read/write | Byte | 01h | 00h |
| DMA Channel 7 Source Address | DMA7SA | Read/write | | 02h | undefined |
| DMA Channel 7 Destination Address | DMA7DA | Read/write | | 06h | undefined |
| DMA Channel 7 Transfer Size | DMA7SZ | Read/write | Word | 0Ah | undefined |
| | DMA7SZ_L | Read/write | Byte | 0Ah | undefined |
| | DMA7SZ_H | Read/write | Byte | 0Bh | undefined |



| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|----|----------|----|--------|--------|----------|--------|--------|
| | Reserved | | | | DMA1TSEL | | |
| rO | rO | r0 | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) |
| | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | Reserved | | | | DMA0TSEL | | |
| r0 | r0 | r0 | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) |

Reserved Bits 15-13 Reserved. Read only. Always read as 0.

DMA1TSEL Bits 12-8 DMA trigger select. These bits select the DMA transfer trigger. See the device-specific data sheet for

number of channels and trigger assignment.

00000 DMA1TRIG0 00001 DMA1TRIG1 00010 DMA1TRIG2

:

11110 DMA1TRIG3011111 DMA1TRIG31

Reserved Bits 7-5 Reserved. Read only. Always read as 0.

DMA0TSEL Bits 4-0 Same as DMA1TSEL

DMA Control 1 Register (DMACTL1)

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | | | | |
|----|----------|----|--------|--------|----------|--------|--------|--|--|--|--|
| | Reserved | | | | DMA3TSEL | | | | | | |
| r0 | r0 | r0 | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | | | | |
| | | | | | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | |
| | Reserved | | | | DMA2TSEL | | | | | | |
| rO | r0 | r0 | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | | | | |

Reserved Bits 15-13 Reserved. Read only. Always read as 0.

DMA3TSEL Bits 12-8 DMA trigger select. These bits select the DMA transfer trigger. See the device-specific data sheet for

number of channels and trigger assignment.

00000 DMA3TRIG0 00001 DMA3TRIG1 00010 DMA3TRIG2 : 11110 DMA3TRIG30

11111 DMA3TRIG31

Reserved Bits 7-5 Reserved. Read only. Always read as 0.

DMA2TSEL Bits 4-0 Same as DMA3TSEL



| $DM\Delta$ | Control | 2 Register | (DMACTL2) |
|------------|---------|------------|-----------|
| | COLLIG | Z NEGISIEI | |

| | • | , | | | | | | | | | |
|----|----------|----|--------|----------|----------|--------|--------|--|--|--|--|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | | | | |
| | Reserved | | | | DMA5TSEL | | | | | | |
| rO | rO | rO | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | | | | |
| | | | | | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | |
| | Reserved | | | DMA4TSEL | | | | | | | |
| r0 | r0 | r0 | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | | | | |

Reserved Bits 15-13 Reserved. Read only. Always read as 0.

DMA5TSEL Bits 12-8 DMA trigger select. These bits select the DMA transfer trigger. See the device-specific data sheet for

number of channels and trigger assignment.

00000 DMA5TRIG0 00001 DMA5TRIG1 00010 DMA5TRIG2

.

11110 DMA5TRIG30

11111 DMA5TRIG31

Reserved Bits 7-5 Reserved. Read only. Always read as 0.

DMA4TSEL Bits 4-0 Same as DMA5TSEL

DMA Control 3 Register (DMACTL3)

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | | | |
|----|----------|----|--------|--------|----------|--------|--------|--|--|--|
| | Reserved | | | | DMA7TSEL | | | | | |
| r0 | rO | r0 | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | | | |
| | | | | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
| | Reserved | | | | DMA6TSEL | | | | | |
| rO | r0 | r0 | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | | | |

Reserved Bits 15-13 Reserved. Read only. Always read as 0.

DMA7TSEL Bits 12-8 DMA trigger select. These bits select the DMA transfer trigger. See the device-specific data sheet for

number of channels and trigger assignment.

00000 DMA7TRIG0 00001 DMA7TRIG1 00010 DMA7TRIG2

11110 DMA7TRIG3011111 DMA7TRIG31

Reserved Bits 7-5 Reserved. Read only. Always read as 0.

DMA6TSEL Bits 4-0 Same as DMA7TSEL



| | J | r (DMACTL4) | ' | İ | | | | | |
|------------|-----------|--|----------------------|-------------------|--|----------------|--------|--|--|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | | |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | |
| r0 | r0 | r0 | r0 | r0 | r0 | rO | r0 | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| 0 | 0 | 0 | 0 | 0 | DMARMWDIS | ROUND ROBIN | ENNMI | | |
| r0 | r0 | r0 | r0 | r0 | rw-(0) | rw-(0) | rw-(0) | | |
| Reserved | Bits 15-3 | Reserved. Read | only. Always read | as 0. | | | | | |
| DMARMWDIS | Bit 2 | Read-modify-write disable. When set, this bit inhibits any DMA transfers from occurring during CPU read-modify-write operations. | | | | | | | |
| | | 0 DMA transfers can occur during read-modify-write CPU operations. | | | | | | | |
| | | 1 DMA transfers inhibited during read-modify-write CPU operations | | | | | | | |
| ROUNDROBIN | Bit 1 | Round robin. Thi | s bit enables the re | ound-robin DMA | channel priorities. | | | | |
| | | 0 DMA ch | annel priority is DN | MA0-DMA1-DMA2 | 2DMA7. | | | | |
| | | 1 DMA ch | annel priority chan | ges with each tra | nsfer. | | | | |
| ENNMI | Bit 0 | | | | MA transfer by an I nally, further transf | | | | |
| | | 0 NMI doe | s not interrupt DM | A transfer. | | | | | |
| | | | | | | | | | |



| DMA Channel x Contro | l Register | (DMAxCTL) |) |
|-----------------------------|------------|-----------|---|
|-----------------------------|------------|-----------|---|

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | | |
|----------------|----------------|--|--|---------------------|-------------------|-------------|--------|--|--|
| Reserved | | DMADT | | DMADS | STINCR | DMASF | RCINCR | | |
| r0 | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| DMA DSTBYTE | DMA SRCBYTE | DMALEVEL | DMAEN | DMAIFG | DMAIE | DMAABORT | DMAREQ | | |
| rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | | |
| Reserved | Bit 15 | Reserved. Read | Reserved. Read only. Always read as 0. | | | | | | |
| DMADT | Bits 14-12 | DMA transfer mo | | | | | | | |
| | | 000 Single tra | ansfer | | | | | | |
| | | 001 Block tra | nsfer | | | | | | |
| | | 010 Burst-blo | ck transfer | | | | | | |
| | | 011 Burst-blo | ck transfer | | | | | | |
| | | 100 Repeate | d single transfer | | | | | | |
| | | • | d block transfer | | | | | | |
| DMADSTINCR | | | d burst-block trans | sfer | | | | | |
| | | | d burst-block trans | | | | | | |
| | Bits 11-10 | DMA destination increment. This bit selects automatic incrementing or decrementing of the destination address after each byte or word transfer. When DMADSTBYTE = 1, the destination address increments/decrements by one. When DMADSTBYTE = 0, the destination address increments/decrements by two. The DMAxDA is copied into a temporary register and the temporary register is incremented or decremented. DMAxDA is not incremented or decremented. | | | | | | | |
| | | 00 Destinati | on address is unc | hanged. | | | | | |
| | | 01 Destinati | | | | | | | |
| | | 10 Destinati | on address is dec | | | | | | |
| | | 11 Destinati | on address is incr | emented. | | | | | |
| DMASRCINCR | Bits 9-8 | for each byte or vone. When DMAS copied into a tem | DMA source increment. This bit selects automatic incrementing or decrementing of the source address for each byte or word transfer. When DMASRCBYTE = 1, the source address increments/decrements by one. When DMASRCBYTE = 0, the source address increments/decrements by two. The DMAxSA is copied into a temporary register and the temporary register is incremented or decremented. DMAxSA is not incremented or decremented. | | | | | | |
| | | 00 Source a | ddress is unchan | ged. | | | | | |
| | | 01 Source a | ddress is unchan | ged. | | | | | |
| | | 10 Source a | ddress is decrem | ented. | | | | | |
| | | 11 Source a | ddress is increme | ented. | | | | | |
| DMADSTBYTE | Bit 7 | DMA destination | byte. This bit sele | cts the destination | as a byte or wo | ord. | | | |
| | | 0 Word | | | | | | | |
| | | 1 Byte | | | | | | | |
| DMASRCBYTE | Bit 6 | DMA source byte | . This bit selects t | he source as a by | te or word. | | | | |
| | | 0 Word | | | | | | | |
| | | 1 Byte | | | | | | | |
| DMALEVEL | Bit 5 | DMA level. This b | oit selects between | n edge-sensitive a | nd level-sensitiv | e triggers. | | | |
| | | 0 Edge ser | nsitive (rising edge | e) | | | | | |
| | | = | nsitive (high level) | | | | | | |
| DMAEN | Bit 4 | DMA enable | . 5 , | | | | | | |
| | • | | | | | | | | |

0

1

Disabled

Enabled



www.ti.com

| DMAIFG | Bit 3 | DMA interrupt flag |
|----------|-------|--|
| | | 0 No interrupt pending |
| | | 1 Interrupt pending |
| DMAIE | Bit 2 | DMA interrupt enable |
| | | 0 Disabled |
| | | 1 Enabled |
| DMAABORT | Bit 1 | DMA abort. This bit indicates if a DMA transfer was interrupt by an NMI. |
| | | 0 DMA transfer not interrupted |
| | | 1 DMA transfer interrupted by NMI |
| DMAREQ | Bit 0 | DMA request. Software-controlled DMA start. DMAREQ is reset automatically. |
| | | 0 No DMA start |
| | | 1 Start DMA |



| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | |
|---------|------------|----------------|--|--------------------|-----|------|----|--|
| | | | Rese | erved | | | | |
| r0 | rO | rO | rO | r0 | rO | rO | r0 | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | |
| | R | eserved | | | DMA | AxSA | | |
| r0 | rO | rO | rO | rw | rw | rw | rw | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | |
| | | | DMA | AxSA | | | | |
| rw | rw | rw | rw | rw | rw | rw | rw | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| | | | DMA | AxSA | | | | |
| rw | rw | rw | rw | rw | rw | rw | rw | |
| eserved | Bits 31-20 | Reserved. Read | Reserved. Read only. Always read as 0. | | | | | |
| MAxSA | Bits 15-0 | | | address register p | | | | |

during block and burst-block transfers. There are two words for the DMAxSA register. Bits 31-20 are reserved and always read as zero. Reading or writing bits 19-16 requires the use of extended

instructions. When writing to DMAxSA with word instructions, bits 19-16 are cleared.

DMA Destination Address Register (DMAxDA)

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | | | |
|----|-----------------|----|-----|-----|----|----|----|--|--|--|
| | Reserved | | | | | | | | | |
| r0 | rO | r0 | r0 | rO | rO | r0 | r0 | | | |
| | | | | | | | | | | |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | | | |
| | Reserved DMAxDA | | | | | | | | | |
| r0 | r0 | r0 | r0 | rw | rw | rw | rw | | | |
| | | | | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | | | |
| | | | DMA | XDA | | | | | | |
| rw | rw | rw | rw | rw | rw | rw | rw | | | |
| | | | | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
| | | | DMA | XDA | | | | | | |
| rw | rw | rw | rw | rw | rw | rw | rw | | | |
| | | | | | | | | | | |

Reserved Bits 31-20 Reserved. Read only. Always read as 0. **DMAxDA** Bits 15-0

DMA destination address. The destination address register points to the DMA destination address for single transfers or the first destination address for block transfers. The destination address register remains unchanged during block and burst-block transfers. There are two words for the DMAxDA register. Bits 31-20 are reserved and always read as zero. Reading or writing bits 19-16 requires the use of extended instructions. When writing to DMAxDA with word instructions, bits 19-16 are cleared.



DMA Size Address Register (DMAxSZ)

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | | | |
|----|--------|----|----|----|----|----|----|--|--|--|
| | DMAxSZ | | | | | | | | | |
| rw | rw | rw | rw | rw | rw | rw | rw | | | |
| | | | | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
| | DMAxSZ | | | | | | | | | |
| rw | rw | rw | rw | rw | rw | rw | rw | | | |
| | | | | | | | | | | |

DMAxSZ Bits 15-0

DMA size. The DMA size register defines the number of byte/word data per block transfer. DMAxSZ register decrements with each word or byte transfer. When DMAxSZ decrements to 0, it is immediately and automatically reloaded with its previously initialized value.

00000h Transfer is disabled.

00001h One byte or word is transferred.00002h Two bytes or words are transferred.

:

0FFFFh 65535 bytes or words are transferred.

DMA Interrupt Vector Register (DMAIV)

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|----|----|-------|-------|-------|-------|-------|----|
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| rO | rO | r0 | rO | rO | rO | rO | r0 |
| | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0 | 0 | | | DMAIV | | | 0 |
| r0 | r0 | r-(0) | r-(0) | r-(0) | r-(0) | r-(0) | r0 |

DMAIV

Bits 15-0 DMA interrupt vector value

| DMAIV Contents | Interrupt Source | Interrupt Flag | Interrupt Priority |
|-------------------|----------------------|----------------|-----------------------|
| 00h | No interrupt pending | | |
| 02h | DMA channel 0 | DMA0IFG | Highest |
| 04h | DMA channel 1 | DMA1IFG | |
| 06h | DMA channel 2 | DMA2IFG | |
| 08h | DMA channel 3 | DMA3IFG | |
| 0Ah | DMA channel 4 | DMA4IFG | |
| 0Ch | DMA channel 5 | DMA5IFG | |
| 0Eh | DMA channel 6 | DMA6IFG | |
| 10h | DMA channel 7 | DMA7IFG | Lowest |



32-Bit Hardware Multiplier (MPY32)

This chapter describes the 32-bit hardware multiplier (MPY32). The MPY32 module is implemented in all devices.

| Topic | | Page |
|-------|---|------|
| 10.1 | 32-Bit Hardware Multiplier (MPY32) Introduction | 326 |
| | MPY32 Operation | |
| 10.3 | MPY32 Registers | 341 |



10.1 32-Bit Hardware Multiplier (MPY32) Introduction

The MPY32 is a peripheral and is not part of the CPU. This means its activities do not interfere with the CPU activities. The multiplier registers are peripheral registers that are loaded and read with CPU instructions.

The MPY32 supports:

- Unsigned multiply
- Signed multiply
- Unsigned multiply accumulate
- · Signed multiply accumulate
- 8-bit, 16-bit, 24-bit, and 32-bit operands
- Saturation
- Fractional numbers
- 8-bit and 16-bit operation compatible with 16-bit hardware multiplier
- 8-bit and 24-bit multiplications without requiring a "sign extend" instruction

The MPY32 block diagram is shown in Figure 10-1.






Figure 10-1. MPY32 Block Diagram



MPY32 Operation www.ti.com

10.2 MPY32 Operation

The MPY32 supports 8-bit, 16-bit, 24-bit, and 32-bit operands with unsigned multiply, signed multiply, unsigned multiply-accumulate, and signed multiply-accumulate operations. The size of the operands are defined by the address the operand is written to and if it is written as word or byte. The type of operation is selected by the address the first operand is written to.

The hardware multiplier has two 32-bit operand registers – operand one (OP1) and operand two (OP2), and a 64-bit result register accessible via registers RES0 to RES3. For compatibility with the 16×16 hardware multiplier, the result of a 8-bit or 16-bit operation is accessible via RESLO, RESHI, and SUMEXT, as well. RESLO stores the low word of the 16×16-bit result, RESHI stores the high word of the result, and SUMEXT stores information about the result.

The result of a 8-bit or 16-bit operation is ready in three MCLK cycles and can be read with the next instruction after writing to OP2, except when using an indirect addressing mode to access the result. When using indirect addressing for the result, a NOP is required before the result is ready.

The result of a 24-bit or 32-bit operation can be read with successive instructions after writing OP2 or OP2H starting with RES0, except when using an indirect addressing mode to access the result. When using indirect addressing for the result, a NOP is required before the result is ready.

Table 10-1 summarizes when each word of the 64-bit result is available for the various combinations of operand sizes. With a 32-bit-wide second operand, OP2L and OP2H must be written. Depending on when the two 16-bit parts are written, the result availability may vary; thus, the table shows two entries, one for OP2L written and one for OP2H written. The worst case defines the actual result availability.

Result Ready in MCLK Cycles Operation After **MPYC** (OP1 × OP2) RES0 RES1 RES2 RES3 Bit $8/16 \times 8/16$ 3 3 4 4 3 OP2 written 24/32 × 8/16 3 5 6 7 7 OP2 written $8/16 \times 24/32$ 3 5 6 7 7 OP2L written N/A 3 4 4 4 OP2H written $24/32 \times 24/32$ 3 8 10 11 11 OP2L written

5

6

6

OP2H written

N/A

3

Table 10-1. Result Availability (MPYFRAC = 0, MPYSAT = 0)



www.ti.com MPY32 Operation

10.2.1 Operand Registers

Operand one (OP1) has 12 registers (see Table 10-2) used to load data into the multiplier and also select the multiply mode. Writing the low word of the first operand to a given address selects the type of multiply operation to be performed, but does not start any operation. When writing a second word to a high-word register with suffix 32H, the multiplier assumes a 32-bit-wide OP1, otherwise, 16 bits are assumed. The last address written prior to writing OP2 defines the width of the first operand. For example, if MPY32L is written first followed by MPY32H, all 32 bits are used and the data width of OP1 is set to 32 bits. If MPY32H is written first followed by MPY32L, the multiplication ignores MPY32H and assumes a 16-bit-wide OP1 using the data written into MPY32L.

Repeated multiply operations may be performed without reloading OP1 if the OP1 value is used for successive operations. It is not necessary to rewrite the OP1 value to perform the operations.



MPY32 Operation www.ti.com

Table 10-2. OP1 Registers

| OP1 Register | Operation |
|--------------|---|
| MPY | Unsigned multiply – operand bits 0 up to 15 |
| MPYS | Signed multiply – operand bits 0 up to 15 |
| MAC | Unsigned multiply accumulate –operand bits 0 up to 15 |
| MACS | Signed multiply accumulate – operand bits 0 up to 15 |
| MPY32L | Unsigned multiply – operand bits 0 up to 15 |
| MPY32H | Unsigned multiply – operand bits 16 up to 31 |
| MPYS32L | Signed multiply – operand bits 0 up to 15 |
| MPYS32H | Signed multiply – operand bits 16 up to 31 |
| MAC32L | Unsigned multiply accumulate – operand bits 0 up to 15 |
| MAC32H | Unsigned multiply accumulate – operand bits 16 up to 31 |
| MACS32L | Signed multiply accumulate – operand bits 0 up to 15 |
| MACS32H | Signed multiply accumulate – operand bits 16 up to 31 |

Writing the second operand to the OP2 initiates the multiply operation. Writing OP2 starts the selected operation with a 16-bit-wide second operand together with the values stored in OP1. Writing OP2L starts the selected operation with a 32-bit-wide second operand and the multiplier expects a the high word to be written to OP2H. Writing to OP2H without a preceding write to OP2L is ignored.

Table 10-3. OP2 Registers

| OP2 Register | Operation |
|--------------|---|
| OP2 | Start multiplication with 16-bit-wide OP2 – operand bits 0 up to 15 |
| OP2L | Start multiplication with 32-bit-wide OP2 – operand bits 0 up to 15 |
| OP2H | Continue multiplication with 32-bit-wide OP2 – operand bits 16 up to 31 |

For 8-bit or 24-bit operands, the operand registers can be accessed with byte instructions. Accessing the multiplier with a byte instruction during a signed operation automatically causes a sign extension of the byte within the multiplier module. For 24-bit operands, only the high word should be written as byte. If the 24-bit operands are sign-extended as defined by the register, that is used to write the low word to, because this register defines if the operation is unsigned or signed.

The high-word of a 32-bit operand remains unchanged when changing the size of the operand to 16 bit, either by modifying the operand size bits or by writing to the respective operand register. During the execution of the 16-bit operation, the content of the high-word is ignored.

Note: Changing of first or second operand during multiplication

By default, changing OP1 or OP2 while the selected multiply operation is being calculated renders any results invalid that are not ready at the time the new operand(s) are changed. Writing OP2 or OP2L aborts any ongoing calculation and starts a new operation. Results that are not ready at that time are also invalid for following MAC or MACS operations.

To avoid this behavior, the MPYDLYWRTEN bit can be set to 1. Then, all writes to any MPY32 registers are delayed with MPYDLY32 = 0 until the 64-bit result is ready or with MPYDLY32 = 1 until the 32-bit result is ready. For MAC and MACS operations, the complete 64-bit result should always be ready.

See Table 10-1 for how many CPU cycles are needed until a certain result register is ready and valid for each of the different modes.



10.2.2 Result Registers

The multiplication result is always 64 bits wide. It is accessible via registers RES0 to RES3. Used with a signed operation, MPYS or MACS, the results are appropriately sign extended. If the result registers are loaded with initial values before a MACS operation, the user software must take care that the written value is properly sign extended to 64 bits.

Note: Changing of result registers during multiplication

The result registers must not be modified by the user software after writing the second operand into OP2 or OP2L until the initiated operation is completed.

In addition to RES0 to RES3, for compatibility with the 16×16 hardware multiplier, the 32-bit result of a 8-bit or 16-bit operation is accessible via RESLO, RESHI, and SUMEXT. In this case, the result low register RESLO holds the lower 16 bits of the calculation result and the result high register RESHI holds the upper 16 bits. RES0 and RES1 are identical to RESLO and RESHI, respectively, in usage and access of calculated results.

The sum extension register SUMEXT contents depend on the multiply operation and are listed in Table 10-4. If all operands are 16 bits wide or less, the 32-bit result is used to determine sign and carry. If one of the operands is larger than 16 bits, the 64-bit result is used.

The MPYC bit reflects the multiplier's carry as listed in Table 10-4 and, thus, can be used as 33rd or 65th bit of the result, if fractional or saturation mode is not selected. With MAC or MACS operations, the MPYC bit reflects the carry of the 32-bit or 64-bit accumulation and is not taken into account for successive MAC and MACS operations as the 33rd or 65th bit.

| Mode | SUMEXT | MPYC |
|------|--|--|
| MPY | SUMEXT is always 0000h. | MPYC is always 0. |
| MPYS | SUMEXT contains the extended sign of the result. | MPYC contains the sign of the result. |
| | 00000h Result was positive or zero | 0 Result was positive or zero |
| | 0FFFFh Result was negative | 1 Result was negative |
| MAC | SUMEXT contains the carry of the result. | MPYC contains the carry of the result. |
| | 0000h No carry for result | 0 No carry for result |
| | 0001h Result has a carry | 1 Result has a carry |
| MACS | SUMEXT contains the extended sign of the result. | MPYC contains the carry of the result. |
| | 00000h Result was positive or zero | 0 No carry for result |
| | 0FFFFh Result was negative | 1 Result has a carry |

Table 10-4. SUMEXT and MPYC Contents

MACS Underflow and Overflow

The multiplier does not automatically detect underflow or overflow in MACS mode. For example, working with 16-bit input data and 32-bit results (i.e., using only RESLO and RESHI), the available range for positive numbers is 0 to 07FFF FFFFh and for negative numbers is 0FFFF FFFFh to 08000 0000h. An underflow occurs when the sum of two negative numbers yields a result that is in the range for a negative number.

The SUMEXT register contains the sign of the result in both cases described above, 0FFFFh for a 32-bit overflow and 0000h for a 32-bit underflow. The MPYC bit in MPY32CTL0 can be used to detect the overflow condition. If the carry is different from the sign reflected by the SUMEXT register, an overflow or underflow occurred. User software must handle these conditions appropriately.

10.2.3 Software Examples

Examples for all multiplier modes follow. All 8×8 modes use the absolute address for the registers, because the assembler does not allow .B access to word registers when using the labels from the standard definitions file.



There is no sign extension necessary in software. Accessing the multiplier with a byte instruction during a signed operation automatically causes a sign extension of the byte within the multiplier module.

```
; 32x32 Unsigned Multiply
   MOV
           #01234h,&MPY32L
                             ; Load low word of 1st operand
           #01234h,&MPY32H ; Load high word of 1st operand
   MOV
           #05678h, &OP2L ; Load low word of 2nd operand
   VOM
   MOV
           #05678h,&OP2H
                             ; Load high word of 2nd operand
                             ; Process results
    . . .
; 16x16 Unsigned Multiply
   VOM
           #01234h,&MPY
                             ; Load 1st operand
   MOV
           #05678h,&OP2
                             ; Load 2nd operand
                             ; Process results
; 8x8 Unsigned Multiply. Absolute addressing.
   MOV.B #012h,&MPY_B
                            ; Load 1st operand
   MOV.B
           #034h,&OP2_B
                             ; Load 2nd operand
                             ; Process results
; 32x32 Signed Multiply
           #01234h,&MPYS32L ; Load low word of 1st operand
           #01234h, &MPYS32H ; Load high word of 1st operand
   MOV
   MOV
           #05678h,&OP2L
                             ; Load low word of 2nd operand
           #05678h,&OP2H
                             ; Load high word of 2nd operand
   MOV
                             ; Process results
    . . .
; 16x16 Signed Multiply
   MOV
           #01234h,&MPYS
                             ; Load 1st operand
           #05678h,&OP2
   MOV
                             ; Load 2nd operand
                             ; Process results
; 8x8 Signed Multiply. Absolute addressing.
   MOV.B #012h,&MPYS_B ; Load 1st operand
   MOV.B #034h,&OP2_B
                            ; Load 2nd operand
                             ; Process results
```

10.2.4 Fractional Numbers

The MPY32 provides support for fixed-point signal processing. In fixed-point signal processing, fractional number are represented by using a fixed decimal point. To classify different ranges of decimal numbers, a Q-format is used. Different Q-formats represent different locations of the decimal point. Figure 10-2 shows the format of a signed Q15 number using 16 bits. Every bit after the decimal point has a resolution of 1/2, the most significant bit (MSB) is used as the sign bit. The most negative number is 08000h and the maximum positive number is 07FFFh. This gives a range from -1.0 to $0.999969482 \approx 1.0$ for the signed Q15 format with 16 bits.




Figure 10-2. Q15 Format Representation

www.ti.com Fractional Number Mode

The range can be increased by shifting the decimal point to the right as shown in Figure 10-3. The signed Q14 format with 16 bits gives a range from -2.0 to $1.999938965 \approx 2.0$.




Figure 10-3. Q14 Format Representation

The benefit of using 16-bit signed Q15 or 32-bit signed Q31 numbers with multiplication is that the product of two number in the range from –1.0 to 1.0 is always in that same range.

Fractional Number Mode

Multiplying two fractional numbers using the default multiplication mode with MPYFRAC = 0 and MPYSAT = 0 gives a result with two sign bits. For example, if two 16-bit Q15 numbers are multiplied, a 32-bit result in Q30 format is obtained. To convert the result into Q15 format manually, the first 15 trailing bits and the extended sign bit must be removed. However, when the fractional mode of the multiplier is used, the redundant sign bit is automatically removed, yielding a result in Q31 format for the multiplication of two 16-bit Q15 numbers. Reading the result register RES1 gives the result as 16-bit Q15 number. The 32-bit Q31 result of a multiplication of two 32-bit Q31 numbers is accessed by reading registers RES2 and RES3.

The fractional mode is enabled with MPYFRAC = 1 in register MPY32CTL0. The actual content of the result register(s) is not modified when MPYFRAC = 1. When the result is accessed using software, the value is left shifted one bit, resulting in the final Q formatted result. This allows user software to switch between reading both the shifted (fractional) and the unshifted result. The fractional mode should only be enabled when required and disabled after use.

In fractional mode, the SUMEXT register contains the sign extended bits 32 and 33 of the shifted result for 16×16-bit operations and bits 64 and 65 for 32×32-bit operations – not only bits 32 or 64, respectively.

The MPYC bit is not affected by the fractional mode. It always reads the carry of the nonfractional result.

```
; Example using
; Fractional 16x16 multiplication
           #MPYFRAC, &MPY32CTL0 ; Turn on fractional mode
  BIS
  VOM
           &FRACT1,&MPYS
                                 ; Load 1st operand as Q15
  VOM
           &FRACT2,&OP2
                                ; Load 2nd operand as Q15
  MOV
           &RES1,&PROD
                                ; Save result as Q15
           #MPYFRAC, &MPY32CTL0
                               ; Back to normal mode
  BIC
```

Table 10-5. Result Availability in Fractional Mode (MPYFRAC = 1, MPYSAT = 0)

| Operation | | Result Re | | | | |
|--------------------------|------|-----------|------|------|-------------|--------------|
| Operation (OP1 × OP2) | RES0 | RES1 | RES2 | RES3 | MPYC Bit | After |
| 8/16 × 8/16 | 3 | 3 | 4 | 4 | 3 | OP2 written |
| $24/32 \times 8/16$ | 3 | 5 | 6 | 7 | 7 | OP2 written |
| $8/16 \times 24/32$ | 3 | 5 | 6 | 7 | 7 | OP2L written |
| | N/A | 3 | 4 | 4 | 4 | OP2H written |
| $24/32\times24/32$ | 3 | 8 | 10 | 11 | 11 | OP2L written |
| | N/A | 3 | 5 | 6 | 6 | OP2H written |

Saturation Mode

The multiplier prevents overflow and underflow of signed operations in saturation mode. The saturation mode is enabled with MPYSAT = 1 in register MPY32CTL0. If an overflow occurs, the result is set to the most-positive value available. If an underflow occurs, the result is set to the most-negative value available. This is useful to reduce mathematical artifacts in control systems on overflow and underflow conditions. The saturation mode should only be enabled when required and disabled after use.



Saturation Mode www.ti.com

The actual content of the result register(s) is not modified when MPYSAT = 1. When the result is accessed using software, the value is automatically adjusted providing the most-positive or most-negative result when an overflow or underflow has occurred. The adjusted result is also used for successive multiply-and-accumulate operations. This allows user software to switch between reading the saturated and the nonsaturated result.

With 16×16 operations, the saturation mode only applies to the least significant 32 bits, i.e., the result registers RES0 and RES1. Using the saturation mode in MAC or MACS operations that mix 16×16 operations with 32×32, 16×32, or 32×16 operations leads to unpredictable results.

With 32×32, 16×32, and 32×16 operations, the saturated result can only be calculated when RES3 is ready. In non-5xx devices, reading RES0 to RES2 prior to the complete result being ready delivers the nonsaturated results independent of the MPYSAT bit setting.

Enabling the saturation mode does not affect the content of the SUMEXT register nor the content of the MPYC bit.

- ; Example using
- ; Fractional 16x16 multiply accumulate with Saturation
 - ; Turn on fractional and saturation mode:

#MPYSAT+MPYFRAC, &MPY32CTL0 BIS

VOM &A1,&MPYS

; Load Al for 1st term &K1,&OP2 ; Load K1 to get A1*K1 VOM VOM &A2,&MACS ; Load A2 for 2nd term VOM &K2,&OP2 ; Load K2 to get A2*K2

VOM &RES1,&PROD ; Save A1*K1+A2*K2 as result BIC #MPYSAT+MPYFRAC, &MPY32CTL0 ; turn back to normal

Table 10-6. Result Availability in Saturation Mode (MPYSAT = 1)

| Operation | | | | | | | |
|--------------------------|------|-----------|-----|-----------|----|--------------|--|
| Operation (OP1 × OP2) | RES0 | RES0 RES1 | | RES2 RES3 | | After | |
| 8/16 × 8/16 | 3 | 3 | N/A | N/A | 3 | OP2 written | |
| 24/32 × 8/16 | 7 | 7 | 7 | 7 | 7 | OP2 written | |
| $8/16\times24/32$ | 7 | 7 | 7 | 7 | 7 | OP2L written | |
| | 4 | 4 | 4 | 4 | 4 | OP2H written | |
| 24/32 × 24/32 | 11 | 11 | 11 | 11 | 11 | OP2L written | |
| | 6 | 6 | 6 | 6 | 6 | OP2H written | |



www.ti.com Saturation Mode

Figure 10-4 shows the flow for 32-bit saturation used for 16×16 bit multiplications and the flow for 64-bit saturation used in all other cases. Primarily, the saturated results depends on the carry bit MPYC and the MSB of the result. Secondly, if the fractional mode is enabled, it depends also on the two MSBs of the unshift result, i.e., the result that is read with fractional mode disabled.




Figure 10-4. Saturation Flow Chart

Note: Saturation in fractional mode

In case of multiplying -1.0×-1.0 in fractional mode, the result of +1.0 is out of range, thus, the saturated result gives the most positive result.

When using multiply-and-accumulate operations, the accumulated values are saturated as if MPYFRAC = 0 – only during read accesses to the result registers the values are saturated taking the fractional mode into account. This provides additional dynamic range during the calculation and only the end result is then saturated if needed.



Saturation Mode www.ti.com

The following example illustrates a special case showing the saturation function in fractional mode. It also uses the 8-bit functionality of the MPY32 module.

```
; Turn on fractional and saturation mode,
; clear all other bits in MPY32CTL0:
        #MPYSAT+MPYFRAC, &MPY32CTL0
;Pre-load result registers to demonstrate overflow
MOV #0,&RES3
VOM
        #0,&RES2
MOV
        #07FFFh,&RES1
MOV
        #0FA60h,&RES0
        #050h,&MACS_B ; 8-bit signed MAC operation
MOV.B
                        ; Start 16x16 bit operation
MOV.B
        #012h,&OP2_B
MOV
        &RES0,R6
                         ; R6 = 0FFFFh
MOV
        &RES1,R7
                         ; R7 = 07FFFh
```

The result is saturated because already the result not converted into a fractional number shows an overflow. The multiplication of the two positive numbers 00050h and 00012h gives 005A0h. 005A0h added to 07FFF FA60h results in 8000 059Fh, without MPYC being set. Because the MSB of the unmodified result RES1 is 1 and MPYC = 0, the result is saturated according Figure 10-4.

Note: Validity of saturated result

The saturated result is only valid if the registers RES0 to RES3, the size of OP! and OP2, and MPYC are not modified.

If the saturation mode is used with a preloaded result, user software must ensure that MPYC in the MPY32CTL0 register is loaded with the sign bit of the written result, otherwise, the saturation mode erroneously saturates the result.



www.ti.com Saturation Mode

10.2.5 Putting It All Together

Figure 10-5 shows the complete multiplication flow, depending on the various selectable modes for the MPY32 module.




Figure 10-5. Multiplication Flow Chart



Saturation Mode www.ti.com

Given the separation in processing of 16-bit operations (32-bit results) and 32-bit operations (64-bit results) by the module, it is important to understand the implications when using MAC/MACS operations and mixing 16-bit operands/results with 32-bit operands/results. User software must address these points during usage when mixing these operations. The following code snippet illustrates the issue.

```
; Mixing 32x24 multiplication with 16x16 MACS operation
           #MPYSAT, &MPY32CTL0 ; Saturation mode
  VOM
  VOM
           #052C5h,&MPY32L ; Load low word of 1st operand
  VOM
           #06153h,&MPY32H
                             ; Load high word of 1st operand
           #001ABh,&OP2L
  VOM
                             ; Load low word of 2nd operand
  MOV.B
           #023h,&OP2H_B
                             ; Load high word of 2nd operand
                              ;... 5 NOPs required
                              ; R6 = 00E97h
  MOV
           &RES0,R6
           &RES1,R7
                              ; R7 = 0A6EAh
  MOV
  MOV
           &RES2,R8
                              ; R8 = 04F06h
           &RES3,R9
                              ; R9 = 0000Dh
  MOV
                              ; Note that MPYC = 0!
  VOM
           #0CCC3h,&MACS
                             ; Signed MAC operation
           #0FFB6h,&OP2
  MOV
                             ; 16x16 bit operation
  VOM
           &RESLO,R6
                             ; R6 = 0FFFFh
  VOM
           &RESHI,R7
                              ; R7 = 07FFFh
```

The second operation gives a saturated result because the 32-bit value used for the 16×16-bit MACS operation was already saturated when the operation was started; the carry bit MPYC was 0 from the previous operation, but the MSB in result register RES1 is set. As one can see in the flow chart, the content of the result registers are saturated for multiply-and-accumulate operations after starting a new operation based on the previous results, but depending on the size of the result (32 bit or 64 bit) of the newly initiated operation.

The saturation before the multiplication can cause issues if the MPYC bit is not properly set as the following code example illustrates.

```
;Pre-load result registers to demonstrate overflow
VOM
        #0,&RES3
                         ;
        #0,&RES2
VOM
                         ;
        #0,&RES1
#0,&RES0
VOM
VOM
; Saturation mode and set MPYC:
        #MPYSAT+MPYC, &MPY32CTL0
        #082h,&MACS_B ; 8-bit signed MAC operation
MOV.B
        #04Fh,&OP2_B
MOV.B
                         ; Start 16x16 bit operation
        &RES0,R6
MOV
                         ; R6 = 00000h
        &RES1,R7
                         ; R7 = 08000h
MOV
```

Even though the result registers were loaded with all zeros, the final result is saturated. This is because the MPYC bit was set causing the result used for the multiply-and-accumulate to be saturated to 08000 0000h. Adding a negative number to it would again cause an underflow, thus, the final result is also saturated to 08000 0000h.



www.ti.com Saturation Mode

10.2.6 Indirect Addressing of Result Registers

When using indirect or indirect autoincrement addressing mode to access the result registers and the multiplier requires three cycles until result availability according to Table 10-1, at least one instruction is needed between loading the second operand and accessing the result registers:

```
; Access multiplier 16x16 results with indirect addressing
           #RES0,R5
                        ; RESO address in R5 for indirect
  MOV
           &OPER1,&MPY
                          ; Load 1st operand
  MOV
           &OPER2,&OP2
                          ; Load 2nd operand
  NOP
                           ; Need one cycle
           @R5+,&xxx
  MOV
                           ; Move RESO
  MOV
           @R5,&xxx
                           ; Move RES1
```

In case of a 32×16 multiplication, there is also one instruction required between reading the first result register RES0 and the second result register RES1:

```
; Access multiplier 32x16 results with indirect addressing
        #RES0,R5
                    ; RESO address in R5 for indirect
  MOV
  VOM
        &OPER1L,&MPY32L ; Load low word of 1st operand
  MOV
        &OPER1H,&MPY32H ; Load high word of 1st operand
  MOV
        &OPER2,&OP2
                        ; Load 2nd operand (16 bits)
  NOP
                         ; Need one cycle
  MOV
        @R5+,&xxx
                         ; Move RES0
  NOP
                         ; Need one additional cycle
  VOM
                         ; Move RES1
        @R5,&xxx
                         ; No additional cycles required!
        @R5,&xxx
  MOV
                         ; Move RES2
```

10.2.7 Using Interrupts

If an interrupt occurs after writing OP, but before writing OP2, and the multiplier is used in servicing that interrupt, the original multiplier mode selection is lost and the results are unpredictable. To avoid this, disable interrupts before using the MPY32, do not use the MPY32 in interrupt service routines, or use the save and restore functionality of the MPY32.

```
; Disable interrupts before using the hardware multiplier
  DINT
                       ; Disable interrupts
  NOP
                        ; Required for DINT
  VOM
          #xxh,&MPY
                       ; Load 1st operand
  VOM
          #xxh,&OP2
                       ; Load 2nd operand
  EINT
                        ; Interrupts may be enabled before
                        ; processing results if result
                        ; registers are stored and restored in
                        ; interrupt service routines
```



Save and Restore www.ti.com

Save and Restore

If the multiplier is used in interrupt service routines, its state can be saved and restored using the MPY32CTL0 register. The following code example shows how the complete multiplier status can be saved and restored to allow interruptible multiplications together with the usage of the multiplier in interrupt service routines. Because the state of the MPYSAT and MPYFRAC bits are unknown, they should be cleared before the registers are saved as shown in the code example.

```
; Interrupt service routine using multiplier
MPY_USING_ISR
  PUSH &MPY32CTL0
                       ; Save multiplier mode, etc.
  BIC
         #MPYSAT+MPYFRAC, &MPY32CTL0
                       ; Clear MPYSAT+MPYFRAC
                      ; Save result 3
  PUSH
       &RES3
                      ; Save result 2
  PUSH &RES2
  PUSH &RES1
                      ; Save result 1
  PUSH &RESO
                      ; Save result 0
  PUSH &MPY32H
                      ; Save operand 1, high word
                      ; Save operand 1, low word
  PUSH &MPY32L
  PUSH &OP2H
                      ; Save operand 2, high word
                      ; Save operand 2, low word
  PUSH &OP2L
                       ; Main part of ISR
                       ; Using standard MPY routines
         &OP2L
  POP
                      ; Restore operand 2, low word
         &OP2H
  POP
                      ; Restore operand 2, high word
                      ; Starts dummy multiplication but
                      ; result is overwritten by
                      ; following restore operations:
  POP
         &MPY32L
                      ; Restore operand 1, low word
         &MPY32H
                      ; Restore operand 1, high word
  POP
                      ; Restore result 0
  POP
         &RESO
                      ; Restore result 1
         &RES1
  POP
                      ; Restore result 2
  POP
         &RES2
                      ; Restore result 3
  POP
         &RES3
                      ; Restore multiplier mode, etc.
         &MPY32CTL0
  POP
  reti
                       ; End of interrupt service routine
```

10.2.8 Using DMA

In devices with a DMA controller, the multiplier can trigger a transfer when the complete result is available. The DMA controller needs to start reading the result with MPY32RES0 successively up to MPY32RES3. Not all registers need to be read. The trigger timing is such that the DMA controller starts reading MPY32RES0 when its ready, and that the MPY32RES3 can be read exactly in the clock cycle when it is available to allow fastest access via DMA. The signal into the DMA controller is 'Multiplier ready' (see the DMA Controller chapter for details).



www.ti.com MPY32 Registers

10.3 MPY32 Registers

MPY32 registers are listed inTable 10-7. The base address can be found in the device-specific data sheet. The address offsets are listed inTable 10-7.

Note:

All registers have word or byte register access. For a generic register *ANYREG*, the suffix "_L" (*ANYREG_L*) refers to the lower byte of the register (bits 0 through 7). The suffix "_H" (*ANYREG_H*) refers to the upper byte of the register (bits 8 through 15).

Table 10-7. MPY32 Registers

| Register | Short Form | Register Type | Register Access | Address Offset | Initial State |
|---|------------|------------------|--------------------|-------------------|------------------|
| 16-bit operand one – multiply | MPY | Read/write | Word | 00h | Undefined |
| | MPY_L | Read/write | Byte | 00h | Undefined |
| | MPY_H | Read/write | Byte | 01h | Undefined |
| 8-bit operand one – multiply | MPY_B | Read/write | Byte | 00h | Undefined |
| 16-bit operand one – signed multiply | MPYS | Read/write | Word | 02h | Undefined |
| | MPYS_L | Read/write | Byte | 02h | Undefined |
| | MPYS_H | Read/write | Byte | 03h | Undefined |
| 8-bit operand one – signed multiply | MPYS_B | Read/write | Byte | 02h | Undefined |
| 16-bit operand one - multiply accumulate | MAC | Read/write | Word | 04h | Undefined |
| | MAC_L | Read/write | Byte | 04h | Undefined |
| | MAC_H | Read/write | Byte | 05h | Undefined |
| 8-bit operand one - multiply accumulate | MAC_B | Read/write | Byte | 04h | Undefined |
| 16-bit operand one – signed multiply accumulate | MACS | Read/write | Word | 06h | Undefined |
| | MACS_L | Read/write | Byte | 06h | Undefined |
| | MACS_H | Read/write | Byte | 07h | Undefined |
| 8-bit operand one - signed multiply accumulate | MACS_B | Read/write | Byte | 06h | Undefined |
| 16-bit operand two | OP2 | Read/write | Word | 08h | Undefined |
| | OP2_L | Read/write | Byte | 08h | Undefined |
| | OP2_H | Read/write | Byte | 09h | Undefined |
| 8-bit operand two | OP2_B | Read/write | Byte | 08h | Undefined |
| 16x16-bit result low word | RESLO | Read/write | Word | 0Ah | Undefined |
| | RESLO_L | Read/write | Byte | 0Ah | Undefined |
| | RESLO_H | Read/write | Byte | 0Bh | Undefined |
| 16x16-bit result high word | RESHI | Read/write | Word | 0Ch | Undefined |
| | RESHI_L | Read/write | Byte | 0Ch | Undefined |
| | RESHI_H | Read/write | Byte | 0Dh | Undefined |
| 16x16-bit sum extension register | SUMEXT | Read | Word | 0Eh | Undefined |
| | SUMEXT_L | Read | Byte | 0Eh | Undefined |
| | SUMEXT_H | Read | Byte | 0Fh | Undefined |
| 32-bit operand 1 – multiply – low word | MPY32L | Read/write | Word | 10h | Undefined |
| | MPY32L_L | Read/write | Byte | 10h | Undefined |
| | MPY32L_H | Read/write | Byte | 11h | Undefined |
| 32-bit operand 1 - multiply - high word | MPY32H | Read/write | Word | 12h | Undefined |
| | MPY32H_L | Read/write | Byte | 12h | Undefined |
| | MPY32H_H | Read/write | Byte | 13h | Undefined |
| 24-bit operand 1 – multiply – high byte | MPY32H_B | Read/write | Byte | 12h | Undefined |
| 32-bit operand 1 - signed multiply - low word | MPYS32L | Read/write | Word | 14h | Undefined |
| | MPYS32L_L | Read/write | Byte | 14h | Undefined |



MPY32 Registers www.ti.com

Table 10-7. MPY32 Registers (continued)

| Register | Short Form | Register Type | Register Access | Address Offset | Initial State |
|---|-------------|------------------|--------------------|-------------------|------------------|
| | MPYS32L_H | Read/write | Byte | 15h | Undefined |
| 32-bit operand 1 – signed multiply – high word | MPYS32H | Read/write | Word | 16h | Undefined |
| | MPYS32H_L | Read/write | Byte | 16h | Undefined |
| | MPYS32H_H | Read/write | Byte | 17h | Undefined |
| 24-bit operand 1 – signed multiply – high byte | MPYS32H_B | Read/write | Byte | 16h | Undefined |
| 32-bit operand 1 - multiply accumulate - low word | MAC32L | Read/write | Word | 18h | Undefined |
| | MAC32L_L | Read/write | Byte | 18h | Undefined |
| | MAC32L_H | Read/write | Byte | 19h | Undefined |
| 32-bit operand 1 - multiply accumulate - high word | MAC32H | Read/write | Word | 1Ah | Undefined |
| | MAC32H_L | Read/write | Byte | 1Ah | Undefined |
| | MAC32H_H | Read/write | Byte | 1Bh | Undefined |
| 24-bit operand 1 – multiply accumulate – high byte | MAC32H_B | Read/write | Byte | 1Ah | Undefined |
| 32-bit operand 1 - signed multiply accumulate - low word | MACS32L | Read/write | Word | 1Ch | Undefined |
| | MACS32L_L | Read/write | Byte | 1Ch | Undefined |
| | MACS32L_H | Read/write | Byte | 1Dh | Undefined |
| 32-bit operand 1 - signed multiply accumulate - high word | MACS32H | Read/write | Word | 1Eh | Undefined |
| | MACS32H_L | Read/write | Byte | 1Eh | Undefined |
| | MACS32H_H | Read/write | Byte | 1Fh | Undefined |
| 24-bit operand 1 – signed multiply accumulate – high byte | MACS32H_B | Read/write | Byte | 1Eh | Undefined |
| 32-bit operand 2 – low word | OP2L | Read/write | Word | 20h | Undefined |
| | OP2L_L | Read/write | Byte | 20h | Undefined |
| | OP2L_H | Read/write | Byte | 21h | Undefined |
| 32-bit operand 2 – high word | OP2H | Read/write | Word | 22h | Undefined |
| | OP2H_L | Read/write | Byte | 22h | Undefined |
| | OP2H_H | Read/write | Byte | 23h | Undefined |
| 24-bit operand 2 – high byte | OP2H_B | Read/write | Byte | 22h | Undefined |
| 32x32-bit result 0 – least significant word | RES0 | Read/write | Word | 24h | Undefined |
| | RES0_L | Read/write | Byte | 24h | Undefined |
| | RES0_H | Read/write | Byte | 25h | Undefined |
| 32x32-bit result 1 | RES1 | Read/write | Word | 26h | Undefined |
| | RES1_L | Read/write | Byte | 26h | Undefined |
| | RES1_H | Read/write | Byte | 27h | Undefined |
| 32x32-bit result 2 | RES2 | Read/write | Word | 28h | Undefined |
| | RES2_L | Read/write | Byte | 28h | Undefined |
| | RES2_H | Read/write | Byte | 29h | Undefined |
| 32x32-bit result 3 – most significant word | RES3 | Read/write | Word | 2Ah | Undefined |
| | RES3_L | Read/write | Byte | 2Ah | Undefined |
| | RES3_H | Read/write | Byte | 2Bh | Undefined |
| MPY32 control register 0 | MPY32CTL0 | Read/write | Word | 2Ch | Undefined |
| | MPY32CTL0_L | Read/write | Byte | 2Ch | Undefined |
| | MPY32CTL0_H | Read/write | Byte | 2Dh | 00h |



www.ti.com MPY32 Registers

The registers listed in Table 10-8 are treated equally.

Table 10-8. Alternative Registers

| Register | Alternative 1 | Alternative 2 |
|---|------------------|------------------------|
| 16-bit operand one – multiply | MPY | MPY32L |
| 8-bit operand one – multiply | MPY_B or MPY_L | MPY32L_B or MPY32L_L |
| 16-bit operand one – signed multiply | MPYS | MPYS32L |
| 8-bit operand one – signed multiply | MPYS_B or MPYS_L | MPYS32L_B or MPYS32L_L |
| 16-bit operand one – multiply accumulate | MAC | MAC32L |
| 8-bit operand one – multiply accumulate | MAC_B or MAC_L | MAC32L_B or MAC32L_L |
| 16-bit operand one – signed multiply accumulate | MACS | MACS32L |
| 8-bit operand one – signed multiply accumulate | MACS_B or MACS_L | MACS32L_B or MACS32L_L |
| 16x16-bit result low word | RESLO | RES0 |
| 16x16-bit result high word | RESHI | RES1 |



MPY32 Registers www.ti.com

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|-----------|-----------|-----|-------|--------|---------|----------|-----------------|
| | | Res | erved | | | MPYDLY32 | MPYDLY WRTEN |
| r-0 | r-0 | r-0 | r-0 | r-0 | r-0 | rw-0 | rw-0 |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| MPYOP2_32 | MPYOP1_32 | MP | ΥMx | MPYSAT | MPYFRAC | Reserved | MPYC |
| rw | rw | rw | rw | rw-0 | rw-0 | rw-0 | rw |

| rw | rw | | rw | rw | rw-0 | rw-0 | rw-0 | rw | | | |
|-------------|------------|----------|--------------------------|------------------|---------------------|--------------------|----------------------|---------------|--|--|--|
| Reserved | Bits 15-10 | Reserv | /ed | | | | | | | | |
| MPYDLY32 | Bit 9 | Delaye | elayed write mode | | | | | | | | |
| | | 0 | Writes are d | elayed until 64- | bit result (RES0 t | o RES3) is availab | le. | | | | |
| | | 1 | Writes are d | elayed until 32- | bit result (RES0 t | o RES1) is availab | le. | | | | |
| MPYDLYWRTEN | Bit 8 | Delaye | ed write enab | le | • | • | | | | | |
| | | | es to any MF s ready. | PY32 register ar | re delayed until th | e 64-bit (MPYDLY | 32 = 0) or 32-bit (N | MPYDLY32 = 1) | | | |
| | | 0 | Writes are n | ot delayed. | | | | | | | |
| | | 1 | Writes are d | elayed. | | | | | | | |
| MPYOP2_32 | Bit 7 | Multipli | ier bit width o | of operand 2 | | | | | | | |
| | | 0 | 16 bits | | | | | | | | |
| | | 1 | 32 bits | | | | | | | | |
| MPYOP1_32 | Bit 6 | Multipli | ier bit width o | of operand 1 | | | | | | | |
| | | 0 | 16 bits | | | | | | | | |
| | | 1 | 32 bits | | | | | | | | |
| MPYMx | Bits 5-4 | Multipli | ier mode | | | | | | | | |
| | | 00 | MPY – Multi | ply | | | | | | | |
| | | 01 | MPYS - Sig | ned multiply | | | | | | | |
| | | 10 | MAC - Multi | ply accumulate | | | | | | | |
| | | 11 | MACS - Sig | ned multiply ac | cumulate | | | | | | |
| MPYSAT | Bit 3 | Satura | tion mode | | | | | | | | |
| | | 0 | Saturation m | node disabled | | | | | | | |
| | | 1 | Saturation m | node enabled | | | | | | | |
| MPYFRAC | Bit 2 | Fractio | nal mode | | | | | | | | |

ReservedBit 1Reserved

MPYC Bit 0 Carry of the multiplier. It can be considered as 33rd or 65th bit of the result if fractional or saturation mode is not selected, because the MPYC bit does not change when switching to saturation or fractional

mode.

0

It is used to restore the SUMEXT content in MAC mode.

Fractional mode disabled

No carry for resultResult has a carry



CRC Module

The cyclic redundancy check (CRC) module provides a signature for a given data sequence. This chapter describes the operation and use of the CRC module.

Note: The CRC module on the MSP430F543x and MSP430F541x non-A versions does not support the bit-wise reverse feature described in this module description. Registers CRCDIRB and CRCRESR, along with their respective functionality, are not available.

Topic Page Cyclic Redundancy Check (CRC) Module Introduction...... 346 11.1



11.1 Cyclic Redundancy Check (CRC) Module Introduction

The CRC module produces a signature for a given sequence of data values. The signature is generated through a feedback path from data bits 0, 4, 11, and 15 (see Figure 11-1). The CRC signature is based on the polynomial given in the CRC-CCITT-BR polynomial (see Equation 11-1).

 $f(x) = x^{16} + x^{12} + x^5 + 1 ag{11-1}$




Figure 11-1. LFSR Implementation of CRC-CCITT Standard, Bit 0 is the MSB of the Result

Identical input data sequences result in identical signatures when the CRC is initialized with a fixed seed value, whereas different sequences of input data, in general, result in different signatures.



11.2 CRC Checksum Generation

The CRC generator is first initialized by writing a 16-bit word (seed) to the CRC Initialization and Result (CRCINIRES) register. Any data that should be included into the CRC calculation must be written to the CRC Data Input (CRCDI or CRCDIRB) register in the same order that the original CRC signature was calculated. The actual signature can be read from the CRCINIRES register to compare the computed checksum with the expected checksum.

Signature generation describes a method on how the result of a signature operation can be calculated. The calculated signature, which is computed by an external tool, is called checksum in the following text. The checksum is stored in the product's memory and is used to check the correctness of the CRC operation result.

11.2.1 CRC Implementation

To allow parallel processing of the CRC, the linear feedback shift register (LFSR) functionality is implemented with an XOR tree. This implementation shows the identical behavior as the LFSR approach after 8 bits of data are shifted in when the LSB is 'shifted' in first. The generation of a signature calculation has to be started by writing a seed to the CRCINIRES register to initialize the register. Software or hardware (e.g., DMA) can transfer data to the CRCDI or CRCDIRB register (e.g., from memory). The value in CRCDI or CRCDIRB is then included into the signature, and the result is available in the signature result registers at the next read access (CRCINIRES and CRCRESR). The signature can be generated using word or byte data.

If a word data is processed, the lower byte at the even address is used at the first clock (MCLK) cycle. During the second clock cycle, the higher byte is processed. Thus, it takes two clock cycles to process word data, while it takes only one clock (MCLK) cycle to process byte data.

Data bytes written to CRCDIRB in word mode or the data byte in byte mode are bit-wise reversed before the CRC engine adds them to the signature. The bits among each byte are reversed. Data bytes written to CRCDI in word mode or the data byte in byte mode are not bit reversed before use by the CRC engine.



If the Check Sum itself (with reversed bit order) is included into the CRC operation (as data written to CRCDI or CRCDIRB), the result in the CRCINIRES and CRCRESR registers must be zero.




Figure 11-2. Implementation of CRC-CCITT using the CRCDI and CRCINIRES registers

11.2.2 Assembler Examples

General Assembler Example

This example demonstrates the operation of the on-chip CRC:

| | PUSH | R4 | ; | Save registers |
|----|------|-------------------|---|---------------------------|
| | PUSH | R5 | | |
| | MOV | #StartAddress,R4 | ; | StartAddress < EndAddress |
| | MOV | #EndAddress,R5 | | |
| | MOV | &INIT, &CRCINIRES | ; | INIT to CRCINIRES |
| L1 | MOV | @R4+,&CRCDI | ; | Item to Data In register |
| | CMP | R5,R4 | ; | End address reached? |
| | JLO | L1 | ; | No |
| | MOV | &Check_Sum,&CRCDI | ; | Yes, Include checksum |
| | TST | &CRCINIRES | ; | Result = 0? |
| | JNZ | CRC_ERROR | ; | No, CRCRES <> 0: error |
| | | | ; | Yes, CRCRES=0: |
| | | | ; | information ok. |
| | POP | R5 | ; | Restore registers |
| | POP | R4 | | |



Reference Data Sequence

The details of the implemented CRC algorithm is shown by the following data sequences using word or byte accesses and the CRC data-in as well as the CRC data-in reverse byte registers:

```
#0FFFFh,&CRCINIRES ; initialize CRC
mov
                            ; "1"
        #00031h,&CRCDI_L
mov.b
                            ; "2"
        #00032h,&CRCDI_L
mov.b
mov.b
        #00033h,&CRCDI_L
                            ; "3"
mov.b
        #00034h,&CRCDI_L
                            ; "4"
mov.b
        #00035h,&CRCDI L
                            ; "5"
mov.b
       #00036h,&CRCDI_L
                            ; "6"
                           ; "7"
      #00037h,&CRCDI_L
mov.b
                           ; "8"
mov.b
        #00038h,&CRCDI_L
                            ; "9"
mov.b
        #00039h,&CRCDI_L
cmp
        #089F6h, &CRCINIRES ; compare result
                            ; CRCRESR contains 06F91h
                            ; no error
jeq
        &Success
br
        &Error
                            ; to error handler
        #0FFFFh,&CRCINIRES ; initialize CRC
mov.
        #03231h,&CRCDI ; "1" & "2"
mov.w
        #03433h,&CRCDI
                           ; "3" & "4"
mov.w
                           ; "5" & "6"
mov.w
        #03635h,&CRCDI
        #03837h,&CRCDI
                           ; "7" & "8"
mov.w
mov.b
        #039h, &CRCDI_L
                           ; "9"
        #089F6h,&CRCINIRES ; compare result
cmp
                               ; CRCRESR contains 06F91h
jeq
        &Success
                            ; no error
br
        &Error
                            ; to error handler
        #0FFFFh,&CRCINIRES ; initialize CRC
mov
mov.b
        #00031h,&CRCDIRB_L ; "1"
mov.b
        #00032h,&CRCDIRB_L ; "2"
        #00033h,&CRCDIRB L ; "3"
mov.b
      #00034h,&CRCDIRB_L ; "4"
mov.b
      #00035h,&CRCDIRB_L ; "5"
mov.b
      #00036h,&CRCDIRB_L ; "6"
mov.b
mov.b
      #00037h,&CRCDIRB_L ; "7"
mov.b
      #00038h,&CRCDIRB_L ; "8"
       #00039h,&CRCDIRB L ; "9"
mov.b
        #029B1h,&CRCINIRES ; compare result
cmp
                            ; CRCRESR contains 08D94h
iea
        &Success
                            ; no error
        &Error
                            ; to error handler
br
       #OFFFFh, &CRCINIRES ; initialize CRC
mov
      #03231h,&CRCDIRB ; "1" & "2" #03433h,&CRCDIRB ; "3" & "4"
mov.w
mov.w
       #03635h,&CRCDIRB ; "5" & "6"
mov.w
       #03837h,&CRCDIRB
                         ; "7" & "8"
mov.w
       #039h, &CRCDIRB_L ; "9"
mov.b
       #029B1h, &CRCINIRES ; compare result
cmp
                         ; CRCRESR contains 08D94h
jeq
       &Success
                         ; no error
       &Error
                         ; to error handler
hr
```



CRC Module Registers www.ti.com

11.3 CRC Module Registers

The CRC module registers are listed in Table 11-1. The base address can be found in the device-specific data sheet. The address offset is given in Table 11-1.

Note:

All registers have word or byte register access. For a generic register ANYREG, the suffix "_L" (ANYREG_L) refers to the lower byte of the register (bits 0 through 7). The suffix "_H" (ANYREG_H) refers to the upper byte of the register (bits 8 through 15).

Table 11-1. CRC Module Registers

| Register | Short Form | Register Type | Register Access | Address Offset | Initial State |
|---|-------------|------------------|--------------------|-------------------|---------------|
| CRC Data In | CRCDI | Read/write | Word | 0000h | 0000h |
| | CRCDI_L | Read/write | Byte | 0000h | 00h |
| | CRCDI_H | Read/write | Byte | 0001h | 00h |
| CRC Data In Reverse Byte ⁽¹⁾ | CRCDIRB | Read/write | Word | 0002h | 0000h |
| | CRCDIRB_L | Read/write | Byte | 0002h | 00h |
| | CRCDIRB_H | Read/write | Byte | 0003h | 00h |
| CRC Initialization and Result | CRCINIRES | Read/write | Word | 0004h | FFFFh |
| | CRCINIRES_L | Read/write | Byte | 0004h | FFh |
| | CRCINIRES_H | Read/write | Byte | 0005h | FFh |
| CRC Result Reverse ⁽¹⁾ | CRCRESR | Read only | Word | 0006h | FFFFh |
| | CRCRESR_L | Read/write | Byte | 0006h | FFh |
| | CRCRESR_H | Read/write | Byte | 0007h | FFh |

Not available on MSP430F543x and MSP430F541x non-A versions.

CRC Data In Register (CRCDI)

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|-------|-------|------|------|------|------|------|------|
| CRCDI | | | | | | | |
| rw-0 | rw-0 | rw-0 | rw-0 | rw-0 | rw-0 | rw-0 | rw-0 |
| | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | CRCDI | | | | | | |
| rw-0 | rw-0 | rw-0 | rw-0 | rw-0 | rw-0 | rw-0 | rw-0 |
| | | | | | | | |

CRCDI

Bits 15-0

CRC data in. Data written to the CRCDI register is included to the present signature in the CRCINIRES register according to the CRC-CCITT standard.

CRC Data In Reverse Register (CRCDIRB)

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | |
|------|---------|------|------|------|------|------|------|--|
| | CRCDIRB | | | | | | | |
| rw-0 | rw-0 | rw-0 | rw-0 | rw-0 | rw-0 | rw-0 | rw-0 | |
| | | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| | CRCDIRB | | | | | | | |
| rw-0 | rw-0 | rw-0 | rw-0 | rw-0 | rw-0 | rw-0 | rw-0 | |
| | | | | | | | | |

CRCDIRB Bits 15-0 CRC data in reverse byte. Data written to the CRCDIRB register is included to the present signature in the CRCINIRES and CRCRESR registers according to the CRC-CCITT standard. Reading the register returns the register CRCDI content.



www.ti.com CRC Module Registers

CRC Initialization and Result Register (CRCINIRES)

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | |
|------|-----------|------|------|------|------|------|------|--|
| | CRCINIRES | | | | | | | |
| rw-1 | rw-1 | rw-1 | rw-1 | rw-1 | rw-1 | rw-1 | rw-1 | |
| | | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| | CRCINIRES | | | | | | | |
| rw-1 | rw-1 | rw-1 | rw-1 | rw-1 | rw-1 | rw-1 | rw-1 | |

CRCINIRES

Bits 15-0

CRC initialization and result. This register holds the current CRC result (according to the CRC-CCITT standard). Writing to this register initializes the CRC calculation with the value written to it. The value just written can be read from CRCINIRES register.

CRC Reverse Result Register (CRCRESR)

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|----------|-----|-----|-----|-----|-----|-----|-----|
| CRCRESR | | | | | | | |
| r-1 | r-1 | r-1 | r-1 | r-1 | r-1 | r-1 | r-1 |
| | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| CRCRES R | | | | | | | |
| r-1 | r-1 | r-1 | r-1 | r-1 | r-1 | r-1 | r-1 |

CRCRESR

Bits 15-0

CRC reverse result. This register holds the current CRC result (according to the CRC-CCITT standard). The order of bits is reverse (e.g., CRCINIRES[15] = CRCRESR[0]) to the order of bits in the CRCINIRES register (see example code).



Timer_A

Timer_A is a 16-bit timer/counter with multiple capture/compare registers. There can be multiple Timer_A modules on a given device (see the device-specific data sheet). This chapter describes the operation and use of the Timer_A module.

| • | Topic | | Page |
|---|-------|----------------------|------|
| | | | |
| | 12.1 | Timer_A Introduction | 354 |
| | 12.2 | Timer_A Operation | 355 |
| | 12.3 | Timer_A Registers | 368 |



Timer_A Introduction www.ti.com

12.1 Timer_A Introduction

Timer_A is a 16-bit timer/counter with up to seven capture/compare registers. Timer_A can support multiple capture/compares, PWM outputs, and interval timing. Timer_A also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

Timer_A features include:

- Asynchronous 16-bit timer/counter with four operating modes
- Selectable and configurable clock source
- Up to seven configurable capture/compare registers
- Configurable outputs with pulse width modulation (PWM) capability
- Asynchronous input and output latching
- Interrupt vector register for fast decoding of all Timer_A interrupts

The block diagram of Timer_A is shown in Figure 12-1.

Note: Use of the word count

Count is used throughout this chapter. It means the counter must be in the process of counting for the action to take place. If a particular value is directly written to the counter, an associated action does not take place.

Note: Nomenclature

There may be multiple instantiations of Timer_A on a given device. The prefix TAx is used, where x is a greater than equal to zero indicating the Timer_A instantiation. For devices with one instantiation, x = 0. The suffix n, where n = 0 to 6, represents the specific capture/compare registers associated with the Timer_A instantiation.

354



www.ti.com Timer_A Operation




Figure 12-1. Timer_A Block Diagram

12.2 Timer_A Operation

The Timer_A module is configured with user software. The setup and operation of Timer_A are discussed in the following sections.

12.2.1 16-Bit Timer Counter

The 16-bit timer/counter register, TAxR, increments or decrements (depending on mode of operation) with each rising edge of the clock signal. TAxR can be read or written with software. Additionally, the timer can generate an interrupt when it overflows.



TAXR may be cleared by setting the TACLR bit. Setting TACLR also clears the clock divider and count direction for up/down mode.

Note: Modifying Timer_A registers

It is recommended to stop the timer before modifying its operation (with exception of the interrupt enable, interrupt flag, and TACLR) to avoid errant operating conditions.

When the timer clock is asynchronous to the CPU clock, any read from TAxR should occur while the timer is not operating or the results may be unpredictable. Alternatively, the timer may be read multiple times while operating, and a majority vote taken in software to determine the correct reading. Any write to TAxR takes effect immediately.

Clock Source Select and Divider

The timer clock can be sourced from ACLK, SMCLK, or externally via TAxCLK. The clock source is selected with the TASSEL bits. The selected clock source may be passed directly to the timer or divided by 2, 4, or 8, using the ID bits. The selected clock source can be further divided by 2, 3, 4, 5, 6, 7, or 8 using the IDEX bits. The timer clock dividers are reset when TACLR is set.

Note: Timer_A dividers

Setting the TACLR bit clears the contents of TAXR and the clock dividers. The clock dividers are implemented as down counters. Therefore, when the TACLR bit is cleared, the timer clock immediately begins clocking at the first rising edge of the Timer_A clock source selected with the TASSEL bits and continues clocking at the divider settings set by the ID and IDEX bits.

12.2.2 Starting the Timer

The timer may be started or restarted in the following ways:

- The timer counts when MC > { 0 } and the clock source is active.
- When the timer mode is either up or up/down, the timer may be stopped by writing 0 to TAxCCR0. The timer may then be restarted by writing a nonzero value to TAxCCR0. In this scenario, the timer starts incrementing in the up direction from zero.

12.2.3 Timer Mode Control

The timer has four modes of operation: stop, up, continuous, and up/down (see Table 12-1). The operating mode is selected with the MC bits.

 MCx
 Mode
 Description

 00
 Stop
 The timer is halted.

 01
 Up
 The timer repeatedly counts from zero to the value of TAxCCR0

 10
 Continuous
 The timer repeatedly counts from zero to 0FFFFh.


 11
 Up/down
 The timer repeatedly counts from zero up to the value of TAxCCR0 and back down to zero.

Table 12-1. Timer Modes

Up Mode

The up mode is used if the timer period must be different from 0FFFFh counts. The timer repeatedly counts up to the value of compare register TAxCCR0, which defines the period (see Figure 12-2). The number of timer counts in the period is TAxCCR0 + 1. When the timer value equals TAxCCR0, the timer restarts counting from zero. If up mode is selected when the timer value is greater than TAxCCR0, the timer immediately restarts counting from zero.





. .g.... ._ _. op ...o..

The TAxCCR0 CCIFG interrupt flag is set when the timer *counts* to the TAxCCR0 value. The TAIFG interrupt flag is set when the timer *counts* from TAxCCR0 to zero. Figure 12-3 shows the flag set cycle.




Figure 12-3. Up Mode Flag Setting

Changing Period Register TAxCCR0

When changing TAxCCR0 while the timer is running, if the new period is greater than or equal to the old period or greater than the current count value, the timer counts up to the new period. If the new period is less than the current count value, the timer rolls to zero. However, one additional count may occur before the counter rolls to zero.

Continuous Mode

In the continuous mode, the timer repeatedly counts up to 0FFFFh and restarts from zero as shown in Figure 12-4. The capture/compare register TAxCCR0 works the same way as the other capture/compare registers.




Figure 12-4. Continuous Mode

The TAIFG interrupt flag is set when the timer *counts* from 0FFFFh to zero. Figure 12-5 shows the flag set cycle.




Figure 12-5. Continuous Mode Flag Setting



Use of Continuous Mode www.ti.com

Use of Continuous Mode

The continuous mode can be used to generate independent time intervals and output frequencies. Each time an interval is completed, an interrupt is generated. The next time interval is added to the TAxCCRn register in the interrupt service routine. Figure 12-6 shows two separate time intervals, t_0 and t_1 , being added to the capture/compare registers. In this usage, the time interval is controlled by hardware, not software, without impact from interrupt latency. Up to n (where n=0 to 6), independent time intervals or output frequencies can be generated using capture/compare registers.




Figure 12-6. Continuous Mode Time Intervals

Time intervals can be produced with other modes as well, where TAxCCR0 is used as the period register. Their handling is more complex since the sum of the old TAxCCRn data and the new period can be higher than the TAxCCR0 value. When the previous TAxCCRn value plus t_x is greater than the TAxCCR0 data, the TAxCCR0 value must be subtracted to obtain the correct time interval.

Up/Down Mode

The up/down mode is used if the timer period must be different from 0FFFFh counts, and if symmetrical pulse generation is needed. The timer repeatedly counts up to the value of compare register TAxCCR0 and back down to zero (see Figure 12-7). The period is twice the value in TAxCCR0.




Figure 12-7. Up/Down Mode

The count direction is latched. This allows the timer to be stopped and then restarted in the same direction it was counting before it was stopped. If this is not desired, the TACLR bit must be set to clear the direction. The TACLR bit also clears the TAxR value and the timer clock divider.

In up/down mode, the TAxCCR0 CCIFG interrupt flag and the TAIFG interrupt flag are set only once during a period, separated by one-half the timer period. The TAxCCR0 CCIFG interrupt flag is set when the timer *counts* from TAxCCR0-1 to TAxCCR0, and TAIFG is set when the timer completes *counting* down from 0001h to 0000h. Figure 12-8 shows the flag set cycle.

358






Figure 12-8. Up/Down Mode Flag Setting

Changing Period Register TAxCCR0

When changing TAxCCR0 while the timer is running and counting in the down direction, the timer continues its descent until it reaches zero. The new period takes affect after the counter counts down to zero.

When the timer is counting in the up direction, and the new period is greater than or equal to the old period or greater than the current count value, the timer counts up to the new period before counting down. When the timer is counting in the up direction and the new period is less than the current count value, the timer begins counting down. However, one additional count may occur before the counter begins counting down.

Use of Up/Down Mode

The up/down mode supports applications that require dead times between output signals (see section *Timer_A Output Unit*). For example, to avoid overload conditions, two outputs driving an H-bridge must never be in a high state simultaneously. In the example shown in Figure 12-9, the t_{dead} is:

$$t_{dead} = t_{timer} \times (TAxCCR1 - TAxCCR2)$$

Where:

t_{dead} = Time during which both outputs need to be inactive

 t_{timer} = Cycle time of the timer clock

TAxCCRn = Content of capture/compare register n

The TAxCCRn registers are not buffered. They update immediately when written to. Therefore, any required dead time is not maintained automatically.




Figure 12-9. Output Unit in Up/Down Mode



Capture Mode www.ti.com

12.2.4 Capture/Compare Blocks

Up to seven identical capture/compare blocks, TAxCCRn (where n = 0 to 7), are present in Timer_A. Any of the blocks may be used to capture the timer data or to generate time intervals.

Capture Mode

The capture mode is selected when CAP = 1. Capture mode is used to record time events. It can be used for speed computations or time measurements. The capture inputs CCIxA and CCIxB are connected to external pins or internal signals and are selected with the CCIS bits. The CM bits select the capture edge of the input signal as rising, falling, or both. A capture occurs on the selected edge of the input signal. If a capture occurs:

- The timer value is copied into the TAxCCRn register.
- The interrupt flag CCIFG is set.

The input signal level can be read at any time via the CCI bit. Devices may have different signals connected to CCIxA and CCIxB. See the device-specific data sheet for the connections of these signals.

The capture signal can be asynchronous to the timer clock and cause a race condition. Setting the SCS bit synchronizes the capture with the next timer clock. Setting the SCS bit to synchronize the capture signal with the timer clock is recommended (see Figure 12-10).




Figure 12-10. Capture Signal (SCS = 1)

Note: Changing Capture Inputs

Changing capture inputs while in capture mode may cause unintended capture events. To avoid this scenario, capture inputs should only be changed when capture mode is disabled $(CM = \{0\} \text{ or } CAP = 0)$.

Overflow logic is provided in each capture/compare register to indicate if a second capture was performed before the value from the first capture was read. Bit COV is set when this occurs as shown in Figure 12-11. COV must be reset with software.

360



www.ti.com Compare Mode




Figure 12-11. Capture Cycle

Capture Initiated by Software

Captures can be initiated by software. The CMx bits can be set for capture on both edges. Software then sets CCIS1 = 1 and toggles bit CCIS0 to switch the capture signal between V_{CC} and GND, initiating a capture each time CCIS0 changes state:

```
MOV #CAP+SCS+CCIS1+CM_3,&TAOCCTL1 ; Setup TAOCCTL1, synch. capture mode ; Event trigger on both edges of capture input.

XOR #CCISO,&TAOCCTL1 ; TAOCCR1 = TAOR
```

Note: Capture Initiated by Software

In general, changing capture inputs while in capture mode may cause unintended capture events. For this scenario, switching the capture input between VCC and GND, disabling the capture mode is not required.

Compare Mode

The compare mode is selected when CAP = 0. The compare mode is used to generate PWM output signals or interrupts at specific time intervals. When TAxR *counts* to the value in a TAxCCRn, where n represents the specific capture/compare register.

- · Interrupt flag CCIFG is set.
- Internal signal EQUn = 1.
- EQUn affects the output according to the output mode.
- The input signal CCI is latched into SCCI.

12.2.5 Output Unit

Each capture/compare block contains an output unit. The output unit is used to generate output signals, such as PWM signals. Each output unit has eight operating modes that generate signals based on the EQU0 and EQUn signals.



Output Modes www.ti.com

Output Modes

The output modes are defined by the OUTMOD bits and are described in Table 12-2. The OUTn signal is changed with the rising edge of the timer clock for all modes except mode 0. Output modes 2, 3, 6, and 7 are not useful for output unit 0 because EQUn = EQU0.

Table 12-2. Output Modes

| OUTMODx | Mode | Description |
|---------|--------------|--|
| 000 | Output | The output signal OUTn is defined by the OUT bit. The OUTn signal updates immediately when OUT is updated. |
| 001 | Set | The output is set when the timer <i>counts</i> to the TAxCCRn value. It remains set until a reset of the timer, or until another output mode is selected and affects the output. |
| 010 | Toggle/Reset | The output is toggled when the timer <i>counts</i> to the TAxCCRn value. It is reset when the timer <i>counts</i> to the TAxCCR0 value. |
| 011 | Set/Reset | The output is set when the timer <i>counts</i> to the TAxCCRn value. It is reset when the timer <i>counts</i> to the TAxCCR0 value. |
| 100 | Toggle | The output is toggled when the timer <i>counts</i> to the TAxCCRn value. The output period is double the timer period. |
| 101 | Reset | The output is reset when the timer <i>counts</i> to the TAxCCRn value. It remains reset until another output mode is selected and affects the output. |
| 110 | Toggle/Set | The output is toggled when the timer <i>counts</i> to the TAxCCRn value. It is set when the timer <i>counts</i> to the TAxCCR0 value. |
| 111 | Reset/Set | The output is reset when the timer <i>counts</i> to the TAxCCRn value. It is set when the timer <i>counts</i> to the TAxCCR0 value. |



Output Example—Timer in Up Mode

The OUTn signal is changed when the timer *counts* up to the TAxCCRn value and rolls from TAxCCR0 to zero, depending on the output mode. An example is shown in Figure 12-12 using TAxCCR0 and TAxCCR1.




Figure 12-12. Output Example – Timer in Up Mode



Output Example – Timer in Continuous Mode

The OUTn signal is changed when the timer reaches the TAxCCRn and TAxCCR0 values, depending on the output mode. An example is shown in Figure 12-13 using TAxCCR0 and TAxCCR1.




Figure 12-13. Output Example – Timer in Continuous Mode



Output Example - Timer in Up/Down Mode

The OUTn signal changes when the timer equals TAxCCRn in either count direction and when the timer equals TAxCCR0, depending on the output mode. An example is shown in Figure 12-14 using TAxCCR0 and TAxCCR2.




Figure 12-14. Output Example – Timer in Up/Down Mode

Note: Switching between output modes

When switching between output modes, one of the OUTMOD bits should remain set during the transition, unless switching to mode 0. Otherwise, output glitching can occur, because a NOR gate decodes output mode 0. A safe method for switching between output modes is to use output mode 7 as a transition state:

BIS #OUTMOD_7,&TA0CCTL1 ; Set output mode=7
BIC #OUTMOD,&TA0CCTL1 ; Clear unwanted bits



TAxCCR0 Interrupt www.ti.com

12.2.6 Timer A Interrupts

Two interrupt vectors are associated with the 16-bit Timer_A module:

- TAxCCR0 interrupt vector for TAxCCR0 CCIFG
- TAXIV interrupt vector for all other CCIFG flags and TAIFG

In capture mode, any CCIFG flag is set when a timer value is captured in the associated TAxCCRn register. In compare mode, any CCIFG flag is set if TAxR *counts* to the associated TAxCCRn value. Software may also set or clear any CCIFG flag. All CCIFG flags request an interrupt when their corresponding CCIE bit and the GIE bit are set.

TAXCCR0 Interrupt

The TAxCCR0 CCIFG flag has the highest Timer_A interrupt priority and has a dedicated interrupt vector as shown in Figure 12-15. The TAxCCR0 CCIFG flag is automatically reset when the TAxCCR0 interrupt request is serviced.




Figure 12-15. Capture/Compare TAxCCR0 Interrupt Flag

TAxIV, Interrupt Vector Generator

The TAxCCRy CCIFG flags and TAIFG flags are prioritized and combined to source a single interrupt vector. The interrupt vector register TAxIV is used to determine which flag requested an interrupt.

The highest-priority enabled interrupt generates a number in the TAxIV register (see register description). This number can be evaluated or added to the program counter to automatically enter the appropriate software routine. Disabled Timer A interrupts do not affect the TAxIV value.

Any access, read or write, of the TAxIV register automatically resets the highest-pending interrupt flag. If another interrupt flag is set, another interrupt is immediately generated after servicing the initial interrupt. For example, if the TAxCCR1 and TAxCCR2 CCIFG flags are set when the interrupt service routine accesses the TAxIV register, TAxCCR1 CCIFG is reset automatically. After the RETI instruction of the interrupt service routine is executed, the TAxCCR2 CCIFG flag generates another interrupt.



TAxIV Software Example

The following software example shows the recommended use of TAxIV and the handling overhead. The TAxIV value is added to the PC to automatically jump to the appropriate routine. The example assumes a single instantiation of the largest timer configuration available.

The numbers at the right margin show the necessary CPU cycles for each instruction. The software overhead for different interrupt sources includes interrupt latency and return-from-interrupt cycles, but not the task handling itself. The latencies are:

- Capture/compare block TA0CCR0: 11 cycles
- Capture/compare blocks TA0CCR1, TA0CCR2, TA0CCR3, TA0CCR4, TA0CCR5, TA0CCR6: 16 cycles
- Timer overflow TA0IFG: 14 cycles

| | rupt handl | er for TAOCCR | | Cycles |
|----------|--------------------------------------|--|---|---|
| ; | = | ; Start o | handler Interrupt latency | 6 5 |
| ; Interr | rupt handl | er for TAOIFG | , TAOCCR1 through TAOCCR6 Co | CIFG. |
| TAO_HND | ADD RETI JMP JMP JMP JMP JMP JMP JMP | CCIFG_2_HND CCIFG_3_HND CCIFG_4_HND CCIFG_5_HND | ; Interrupt latency ; Add offset to Jump table ; Vector 0: No interrupt ; Vector 2: TAOCCR1 ; Vector 4: TAOCCR2 ; Vector 6: TAOCCR3 ; Vector 8: TAOCCR4 ; Vector 10: TAOCCR5 ; Vector 12: TAOCCR6 | 6 3 5 2 2 2 2 2 2 |
| TA0IFG_H | IND RETI | | ; Vector 14: TA0IFG Flag ; Task starts here | 5 |
| CCIFG_6_ | HND RETI | | ; Vector 12: TAOCCR6 ; Task starts here ; Back to main program | 5 |
| CCIFG_5_ | HND RETI | | ; Vector 10: TAOCCR5 ; Task starts here ; Back to main program | 5 |
| CCIFG_4_ | HND RETI | | <pre>; Vector 8: TAOCCR4 ; Task starts here ; Back to main program</pre> | 5 |
| CCIFG_3_ | HND RETI | | <pre>; Vector 6: TA0CCR3 ; Task starts here ; Back to main program</pre> | 5 |
| CCIFG_2_ | HND RETI | | <pre>; Vector 4: TA0CCR2 ; Task starts here ; Back to main program</pre> | 5 |
| CCIFG_1_ | HND RETI | | <pre>; Vector 2: TA0CCR1 ; Task starts here ; Back to main program</pre> | 5 |



Timer_A Registers www.ti.com

12.3 Timer_A Registers

Timer_A registers are listed in Table 12-3 for the largest configuration available. The base address can be found in the device-specific data sheet. The address offsets are listed in Table 12-3.

Note:

All registers have word or byte register access. For a generic register *ANYREG*, the suffix "_L" (*ANYREG_L*) refers to the lower byte of the register (bits 0 through 7). The suffix "_H" (*ANYREG_H*) refers to the upper byte of the register (bits 8 through 15).

Table 12-3. Timer_A Registers

| Register | Short Form | Register Type | Register Access | Address Offset | Initial State |
|-----------------------------------|------------|------------------|--------------------|-------------------|---------------|
| Timer_A Control | TAxCTL | Read/write | Word | 00h | 0000h |
| | TAxCTL_L | Read/write | Byte | 00h | 00h |
| | TAxCTL_H | Read/write | Byte | 01h | 00h |
| Timer_A Capture/Compare Control 0 | TAxCCTL0 | Read/write | Word | 02h | 0000h |
| | TAxCCTL0_L | Read/write | Byte | 02h | 00h |
| | TAxCCTL0_H | Read/write | Byte | 03h | 00h |
| Timer_A Capture/Compare Control 1 | TAxCCTL1 | Read/write | Word | 04h | 0000h |
| | TAxCCTL1_L | Read/write | Byte | 04h | 00h |
| | TAxCCTL1_H | Read/write | Byte | 05h | 00h |
| Timer_A Capture/Compare Control 2 | TAxCCTL2 | Read/write | Word | 06h | 0000h |
| | TAxCCTL2_L | Read/write | Byte | 06h | 00h |
| | TAxCCTL2_H | Read/write | Byte | 07h | 00h |
| Timer_A Capture/Compare Control 3 | TAxCCTL3 | Read/write | Word | 08h | 0000h |
| | TAxCCTL3_L | Read/write | Byte | 08h | 00h |
| | TAxCCTL3_H | Read/write | Byte | 09h | 00h |
| Timer_A Capture/Compare Control 4 | TAxCCTL4 | Read/write | Word | 0Ah | 0000h |
| | TAxCCTL4_L | Read/write | Byte | 0Ah | 00h |
| | TAxCCTL4_H | Read/write | Byte | 0Bh | 00h |
| Timer_A Capture/Compare Control 5 | TAxCCTL5 | Read/write | Word | 0Ch | 0000h |
| | TAxCCTL5_L | Read/write | Byte | 0Ch | 00h |
| | TAxCCTL5_H | Read/write | Byte | 0Dh | 00h |
| Timer_A Capture/Compare Control 6 | TAxCCTL6 | Read/write | Word | 0Eh | 0000h |
| | TAxCCTL6_L | Read/write | Byte | 0Eh | 00h |
| | TAxCCTL6_H | Read/write | Byte | 0Fh | 00h |
| Timer_A Counter | TAxR | Read/write | Word | 10h | 0000h |
| | TAxR_L | Read/write | Byte | 10h | 00h |
| | TAxR_H | Read/write | Byte | 11h | 00h |
| Timer_A Capture/Compare 0 | TAxCCR0 | Read/write | Word | 12h | 0000h |
| | TAxCCR0_L | Read/write | Byte | 12h | 00h |
| | TAxCCR0_H | Read/write | Byte | 13h | 00h |
| Timer_A Capture/Compare 1 | TAxCCR1 | Read/write | Word | 14h | 0000h |
| | TAxCCR1_L | Read/write | Byte | 14h | 00h |
| | TAxCCR1_H | Read/write | Byte | 15h | 00h |
| Timer_A Capture/Compare 2 | TAxCCR2 | Read/write | Word | 16h | 0000h |
| • | TAxCCR2_L | Read/write | Byte | 16h | 00h |
| | TAxCCR2_H | Read/write | Byte | 17h | 00h |



www.ti.com Timer_A Registers

Table 12-3. Timer_A Registers (continued)

| Register | Short Form | Register Type | Register Access | Address Offset | Initial State |
|---------------------------|------------|------------------|--------------------|-------------------|---------------|
| Timer_A Capture/Compare 3 | TAxCCR3 | Read/write | Word | 18h | 0000h |
| | TAxCCR3_L | Read/write | Byte | 18h | 00h |
| | TAxCCR3_H | Read/write | Byte | 19h | 00h |
| Timer_A Capture/Compare 4 | TAxCCR4 | Read/write | Word | 1Ah | 0000h |
| | TAxCCR4_L | Read/write | Byte | 1Ah | 00h |
| | TAxCCR4_H | Read/write | Byte | 1Bh | 00h |
| Timer_A Capture/Compare 5 | TAxCCR5 | Read/write | Word | 1Ch | 0000h |
| | TAxCCR5_L | Read/write | Byte | 1Ch | 00h |
| | TAxCCR5_H | Read/write | Byte | 1Dh | 00h |
| Timer_A Capture/Compare 6 | TAxCCR6 | Read/write | Word | 1Eh | 0000h |
| | TAxCCR6_L | Read/write | Byte | 1Eh | 00h |
| | TAxCCR6_H | Read/write | Byte | 1Fh | 00h |
| Timer_A Interrupt Vector | TAxIV | Read only | Word | 2Eh | 0000h |
| | TAxIV_L | Read only | Byte | 2Eh | 00h |
| | TAxIV_H | Read only | Byte | 2Fh | 00h |
| Timer_A Expansion 0 | TAxEX0 | Read/write | Word | 20h | 0000h |
| | TAxEX0_L | Read/write | Byte | 20h | 00h |
| | TAxEX0_H | Read/write | Byte | 21h | 00h |



8

9

10

Timer_A Registers www.ti.com

11

12

| Timer A | Control | Register | (TAxCTL) |
|---------|---------|----------|----------|
| | | | |

14

13

15

| | | Unı | used | | | TAS | SEL |
|--------|------------|--------------------|--------------------|---------------------|---------------------|------------------|--------|
| rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| ı | D | N | 1C | Unused | TACLR | TAIE | TAIFG |
| rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | w-(0) | rw-(0) | rw-(0) |
| Jnused | Bits 15-10 | Unused | | | | | |
| ΓASSEL | Bits 9-8 | Timer_A clock so | urce select | | | | |
| | | 00 TAxCLK | | | | | |
| | | 01 ACLK | | | | | |
| | | 10 SMCLK | | | | | |
| | | 11 Inverted | TAxCLK | | | | |
| D | Bits 7-6 | Input divider. The | ese bits along wit | h the IDEX bits sel | ect the divider for | the input clock. | |
| | | 00 /1 | | | | | |
| | | 01 /2 | | | | | |
| | | 10 /4 | | | | | |
| | | 11 /8 | | | | | |
| МС | Bits 5-4 | Mode control. Se | tting MCx = 00h | when Timer_A is n | ot in use conserve | es power. | |
| | | 00 Stop mod | de: Timer is halte | ed | | | |

Unused Bit 3 Unused

TACLRBit 2
Timer_A clear. Setting this bit resets TAxR, the timer clock divider, and the count direction. The TACLR bit is automatically reset and is always read as zero.

Up/down mode: Timer counts up to TAxCCR0 then down to 0000h

Up mode: Timer counts up to TAxCCR0
Continuous mode: Timer counts up to 0FFFFh

TAIE Bit 1 Timer_A interrupt enable. This bit enables the TAIFG interrupt request.

0 Interrupt disabled1 Interrupt enabled

TAIFG Bit 0 Timer_A interrupt flag

01

10 11

0 No interrupt pending

1 Interrupt pending

Timer_A Counter Register (TAxR)

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | | |
|--------|--------|--------|--------|--------|--------|--------|--------|--|--|
| TAxR | | | | | | | | | |
| rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | | |
| | | | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| TAXR | | | | | | | | | |
| rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | | |
| | | | | | | | | | |

TAXR Bits 15-0 Timer_A register. The TAXR register is the count of Timer_A.



www.ti.com Timer_A Registers

| • | are Control Re | egister | (TAXCC | ILN) | T. | | | |
|--------|----------------|---------|----------------------------|----------------------|----------------------|---------------------|-----------------------|------------------|
| 15 | 14 | | 13 | 12 | 11 | 10 | 9 | 8 |
| C | М | | C | CIS | SCS | SCCI | Unused | CAP |
| rw-(0) | rw-(0) | ı | rw-(0) | rw-(0) | rw-(0) | r-(0) | r-(0) | rw-(0) |
| 7 | 6 | | 5 | 4 | 3 | 2 | 1 | 0 |
| | OUTMOD | | | CCIE | CCI | OUT | COV | CCIFG |
| rw-(0) | rw-(0) | ı | rw-(0) | rw-(0) | r | rw-(0) | rw-(0) | rw-(0) |
| СМ | Bits 15-14 | Captu | re mode | | | | | |
| | | 00 | No captu | ıre | | | | |
| | | 01 | | on rising edge | | | | |
| | | 10 | • | on falling edge | | | | |
| | | 11 | • | on both rising and | I falling edges | | | |
| CCIS | Bits 13-12 | | | _ | | TAyCCPn input si | ignal. See the devi | ce-specific data |
| CCIS | DIIS 13-12 | | | signal connection | | TAXCONT Input S | igriai. See trie devi | ce-specific data |
| | | 00 | CCIxA | | | | | |
| | | 01 | CCIxB | | | | | |
| | | 10 | GND | | | | | |
| | | 11 | V_{CC} | | | | | |
| scs | Bit 11 | Synch | ronize cap | ture source. This I | oit is used to sync | hronize the captur | re input signal with | the timer clock. |
| | | 0 | Asynchro | onous capture | | | | |
| | | 1 | Synchro | nous capture | | | | |
| SCCI | Bit 10 | | ronized ca e read via t | | out. The selected | CCI input signal is | latched with the E | QUx signal and |
| Unused | Bit 9 | Unuse | ed. Read or | nly. Always read a | s 0. | | | |
| CAP | Bit 8 | Captu | re mode | | | | | |
| | | 0 | Compare | e mode | | | | |
| | | 1 | Capture | | | | | |
| OUTMOD | Bits 7-5 | | • | | are not useful fo | r TAxCCR0 becau | ıse EQUx = EQU0 | |
| | 2.10 . 0 | 000 | OUT bit | | a. o o . a o o . a o | | | • |
| | | 001 | Set | valuo | | | | |
| | | 010 | Toggle/r | asat | | | | |
| | | 011 | Set/rese | | | | | |
| | | 100 | Toggle | • | | | | |
| | | 101 | Reset | | | | | |
| | | 110 | Toggle/s | et | | | | |
| | | 111 | Reset/se | | | | | |
| CCIE | Bit 4 | | | | This hit anables t | ha interrupt regue | st of the correspor | ding CCIEC |
| CCIE | DIL 4 | flag. | re/compare | з іпіеттирі епаріе. | This bit enables t | ne interrupt reque | st of the correspon | iding CCIFG |
| | | 0 | Interrupt | disabled | | | | |
| | | 1 | Interrupt | enabled | | | | |
| CCI | Bit 3 | Captu | re/compare | input. The select | ed input signal ca | n be read by this | bit. | |
| OUT | Bit 2 | Outpu | t. For outp | ut mode 0, this bit | directly controls t | he state of the out | tput. | |
| | | 0 | Output lo | DW . | | | | |
| | | 1 | Output h | igh | | | | |
| cov | Bit 1 | Captu | re overflow | . This bit indicates | s a capture overflo | ow occurred. COV | must be reset with | software. |
| | | 0 | No captu | ire overflow occur | red | | | |
| | | | | | | | | |

Capture overflow occurred



Timer_A Registers www.ti.com

CCIFG

Bit 0 Capture/compare interrupt flag

0 No interrupt pending

1 Interrupt pending

Timer_A Interrupt Vector Register (TAxIV)

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|----|----|----|----|-------|-------|-------|----|
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| rO | r0 | r0 | rO | r0 | r0 | r0 | r0 |
| | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0 | 0 | 0 | 0 | | TAIV | | 0 |
| rO | r0 | r0 | r0 | r-(0) | r-(0) | r-(0) | r0 |

TAIV Bits 15-0 Timer_A interrupt vector value

| TAIV Contents | Interrupt Source | Interrupt Flag | Interrupt Priority |
|---------------|----------------------|----------------|--------------------|
| 00h | No interrupt pending | | |
| 02h | Capture/compare 1 | TAxCCR1 CCIFG | Highest |
| 04h | Capture/compare 2 | TAxCCR2 CCIFG | |
| 06h | Capture/compare 3 | TAxCCR3 CCIFG | |
| 08h | Capture/compare 4 | TAxCCR4 CCIFG | |
| 0Ah | Capture/compare 5 | TAxCCR5 CCIFG | |
| 0Ch | Capture/compare 6 | TAxCCR6 CCIFG | |
| 0Eh | Timer overflow | TAxCTL TAIFG | Lowest |

Timer_A Expansion 0 Register (TAxEX0)

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| Unused | Unused | Unused | Unused | Unused | Unused | Unused | Unused |
| r0 | rO |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Unused | Unused | Unused | Unused | Unused | | IDEX | |
| r0 | rO | rO | rO | rO | rw-(0) | rw-(0) | rw-(0) |

Unused Bits 15-3 Unused. Read only. Always read as 0.

IDEX Bits 2-0 Input divider expansion. These bits along with the ID bits select the divider for the input clock.

000 /1 001 /2 010 /3 011 /4 100 /5 101 /6 110 /7 111 /8



Timer_B

Timer_B is a 16-bit timer/counter with multiple capture/compare registers. There can be multiple Timer_B modules on a given device (see the device-specific data sheet). This chapter describes the operation and use of the Timer_B module.

| Topic | | Page |
|-------|----------------------|------|
| | | |
| 13.1 | Timer_B Introduction | 374 |
| 13.2 | Timer_B Operation | 376 |
| 13.3 | Timer_B Registers | 389 |



Timer_B Introduction www.ti.com

13.1 Timer_B Introduction

Timer_B is a 16-bit timer/counter with up to seven capture/compare registers. Timer_B can support multiple capture/compares, PWM outputs, and interval timing. Timer_B also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

Timer B features include:

- Asynchronous 16-bit timer/counter with four operating modes and four selectable lengths
- Selectable and configurable clock source
- Up to seven configurable capture/compare registers
- Configurable outputs with PWM capability
- Double-buffered compare latches with synchronized loading
- Interrupt vector register for fast decoding of all Timer_B interrupts

The block diagram of Timer_B is shown in Figure 13-1.

Note: Use of the word count

Count is used throughout this chapter. It means the counter must be in the process of counting for the action to take place. If a particular value is directly written to the counter, an associated action does not take place.

Note: Nomenclature

There may be multiple instantiations of Timer_B on a given device. The prefix TBx is used, where x is a greater than equal to zero indicating the Timer_B instantiation. For devices with one instantiation, x = 0. The suffix n, where n = 0 to 6, represents the specific capture/compare registers associated with the Timer_B instantiation.

13.1.1 Similarities and Differences From Timer_A

Timer_B is identical to Timer_A with the following exceptions:

- The length of Timer_B is programmable to be 8, 10, 12, or 16 bits.
- Timer_B TBxCCRn registers are double-buffered and can be grouped.
- All Timer_B outputs can be put into a high-impedance state.
- The SCCI bit function is not implemented in Timer_B.



www.ti.com Timer_B Introduction




Figure 13-1. Timer_B Block Diagram



Timer_B Operation www.ti.com

13.2 Timer B Operation

The Timer B module is configured with user software. The setup and operation of Timer B is discussed in the following sections.

13.2.1 16-Bit Timer Counter

The 16-bit timer/counter register, TBxR, increments or decrements (depending on mode of operation) with each rising edge of the clock signal. TBxR can be read or written with software. Additionally, the timer can generate an interrupt when it overflows.

TBxR may be cleared by setting the TBCLR bit. Setting TBCLR also clears the clock divider and count direction for up/down mode.

Note: Modifying Timer B registers

It is recommended to stop the timer before modifying its operation (with exception of the interrupt enable, interrupt flag, and TBCLR) to avoid errant operating conditions.

When the timer clock is asynchronous to the CPU clock, any read from TBxR should occur while the timer is not operating or the results may be unpredictable. Alternatively, the timer may be read multiple times while operating, and a majority vote taken in software to determine the correct reading. Any write to TBxR takes effect immediately.

TBxR Length

Timer_B is configurable to operate as an 8-, 10-, 12-, or 16-bit timer with the CNTL bits. The maximum count value, TBxR(max), for the selectable lengths is 0FFh, 03FFh, 0FFFh, and 0FFFFh, respectively. Data written to the TBxR register in 8-, 10-, and 12-bit mode is right justified with leading zeros.

Clock Source Select and Divider

The timer clock can be sourced from ACLK, SMCLK, or externally via TBxCLK. The clock source is selected with the TBSSEL bits. The selected clock source may be passed directly to the timer or divided by 2,4, or 8, using the ID bits. The selected clock source can be further divided by 2, 3, 4, 5, 6, 7, or 8 using the IDEX bits. The timer clock dividers are reset when TBCLR is set.

Note: Timer B dividers

Setting the TBCLR bit clears the contents of TBxR and the clock dividers. The clock dividers are implemented as down counters. Therefore, when the TBCLR bit is cleared, the timer clock immediately begins clocking at the first rising edge of the Timer_B clock source selected with the TBSSEL bits and continues clocking at the divider settings set by the ID and IDEX bits.

13.2.2 Starting the Timer

The timer may be started or restarted in the following ways:

- The timer counts when $MC > \{0\}$ and the clock source is active.
- When the timer mode is either up or up/down, the timer may be stopped by loading 0 to TBxCL0. The timer may then be restarted by loading a nonzero value to TBxCL0. In this scenario, the timer starts incrementing in the up direction from zero.

13.2.3 Timer Mode Control

The timer has four modes of operation: stop, up, continuous, and up/down (see Table 13-1). The operating mode is selected with the MC bits.



| | 40.4 | | |
|--------|------|-------|--------|
| i anie | 13-1 | Timer | MUUUES |

| МС | Mode | Description |
|----|------------|---|
| 00 | Stop | The timer is halted. |
| 01 | Up | The timer repeatedly counts from zero to the value of compare register TBxCL0. |
| 10 | Continuous | The timer repeatedly counts from zero to the value selected by the CNTL bits. |
| 11 | Up/down | The timer repeatedly counts from zero up to the value of TBxCL0 and then back down to zero. |

Up Mode

The up mode is used if the timer period must be different from $TBxR_{(max)}$ counts. The timer repeatedly counts up to the value of compare latch TBxCL0, which defines the period (see Figure 13-2). The number of timer counts in the period is TBxCL0 + 1. When the timer value equals TBxCL0, the timer restarts counting from zero. If up mode is selected when the timer value is greater than TBxCL0, the timer immediately restarts counting from zero.




Figure 13-2. Up Mode

The TBxCCR0 CCIFG interrupt flag is set when the timer *counts* to the TBxCL0 value. The TBIFG interrupt flag is set when the timer *counts* from TBxCL0 to zero. Figure 13-3 shows the flag set cycle.




Figure 13-3. Up Mode Flag Setting

Changing Period Register TBxCL0

When changing TBxCL0 while the timer is running and when the TBxCL0 load mode is *immediate*, if the new period is greater than or equal to the old period or greater than the current count value, the timer counts up to the new period. If the new period is less than the current count value, the timer rolls to zero. However, one additional count may occur before the counter rolls to zero.



Continuous Mode www.ti.com

Continuous Mode

In continuous mode, the timer repeatedly counts up to $TBxR_{(max)}$ and restarts from zero (see Figure 13-4). The compare latch TBxCL0 works the same way as the other capture/compare registers.




Figure 13-4. Continuous Mode

The TBIFG interrupt flag is set when the timer *counts* from TBxR_(max) to zero. Figure 13-5 shows the flag set cycle.




Figure 13-5. Continuous Mode Flag Setting

Use of Continuous Mode

The continuous mode can be used to generate independent time intervals and output frequencies. Each time an interval is completed, an interrupt is generated. The next time interval is added to the TBxCLn latch in the interrupt service routine. Figure 13-6 shows two separate time intervals, t_0 and t_1 , being added to the capture/compare registers. The time interval is controlled by hardware, not software, without impact from interrupt latency. Up to n (where n = 0 to 7), independent time intervals or output frequencies can be generated using capture/compare registers.




Figure 13-6. Continuous Mode Time Intervals



www.ti.com Up/Down Mode

Time intervals can be produced with other modes as well, where TBxCL0 is used as the period register. Their handling is more complex, since the sum of the old TBxCLn data and the new period can be higher than the TBxCL0 value. When the sum of the previous TBxCLn value plus t_x is greater than the TBxCL0 data, the old TBxCL0 value must be subtracted to obtain the correct time interval.

Up/Down Mode

The up/down mode is used if the timer period must be different from TBxR_(max) counts and, if symmetrical, pulse generation is needed. The timer repeatedly counts up to the value of compare latch TBxCL0, and back down to zero (see Figure 13-7). The period is twice the value in TBxCL0.

Note: TBxCL0 > TBxR_(max)

If $\mathsf{TBxCL0} > \mathsf{TBxR}_{(\mathsf{max})}$, the counter operates as if it were configured for continuous mode. It does not count down from $\mathsf{TBxR}_{(\mathsf{max})}$ to zero.




Figure 13-7. Up/Down Mode

The count direction is latched. This allows the timer to be stopped and then restarted in the same direction it was counting before it was stopped. If this is not desired, the TBCLR bit must be used to clear the direction. The TBCLR bit also clears the TBxR value and the timer clock divider.

In up/down mode, the TBxCCR0 CCIFG interrupt flag and the TBIFG interrupt flag are set only once during the period, separated by one-half the timer period. The TBxCCR0 CCIFG interrupt flag is set when the timer *counts* from TBxCL0-1 to TBxCL0, and TBIFG is set when the timer completes *counting* down from 0001h to 0000h. Figure 13-8 shows the flag set cycle.




Figure 13-8. Up/Down Mode Flag Setting

Changing the Value of Period Register TBxCL0

When changing TBxCL0 while the timer is running and counting in the down direction, and when the TBxCL0 load mode is *immediate*, the timer continues its descent until it reaches zero. The new period takes effect after the counter counts down to zero.

If the timer is counting in the up direction when the new period is latched into TBxCL0, and the new period is greater than or equal to the old period or greater than the current count value, the timer counts up to the new period before counting down. When the timer is counting in the up direction, and the new period is less than the current count value when TBxCL0 is loaded, the timer begins counting down. However, one additional count may occur before the counter begins counting down.



Use of Up/Down Mode www.ti.com

Use of Up/Down Mode

The up/down mode supports applications that require dead times between output signals (see section Timer B Output Unit). For example, to avoid overload conditions, two outputs driving an H-bridge must never be in a high state simultaneously. In the example shown in Figure 13-9, the t_{dead} is:

$$t_{dead} = t_{timer} \times (TBxCL1 - TBxCL3)$$

Where:

t_{dead} = Time during which both outputs need to be inactive

 t_{timer} = Cycle time of the timer clock

TBxCLn = Content of compare latch n

The ability to simultaneously load grouped compare latches ensures the dead times.




Figure 13-9. Output Unit in Up/Down Mode

13.2.4 Capture/Compare Blocks

Up to seven identical capture/compare blocks, TBxCCRn (where n = 0 to 6), are present in Timer B. Any of the blocks may be used to capture the timer data or to generate time intervals.

Capture Mode

The capture mode is selected when CAP = 1. Capture mode is used to record time events. It can be used for speed computations or time measurements. The capture inputs CCIxA and CCIxB are connected to external pins or internal signals and are selected with the CCIS bits. The CM bits select the capture edge of the input signal as rising, falling, or both. A capture occurs on the selected edge of the input signal. If a capture is performed:

- The timer value is copied into the TBxCCRn register.
- The interrupt flag CCIFG is set.

The input signal level can be read at any time via the CCI bit. MSP430x5xx family devices may have different signals connected to CCIxA and CCIxB. See the device-specific data sheet for the connections of these signals.

The capture signal can be asynchronous to the timer clock and cause a race condition. Setting the SCS bit synchronizes the capture with the next timer clock. Setting the SCS bit to synchronize the capture signal with the timer clock is recommended (see Figure 13-10).






Figure 13-10. Capture Signal (SCS = 1)

Note: Changing Capture Inputs

Changing capture inputs while in capture mode may cause unintended capture events. To avoid this scenario, capture inputs should only be changed when capture mode is disabled (CM = {0} or CAP = 0).

Overflow logic is provided in each capture/compare register to indicate if a second capture was performed before the value from the first capture was read. Bit COV is set when this occurs (see Figure 13-11). COV must be reset with software.




Figure 13-11. Capture Cycle

Capture Initiated by Software

Captures can be initiated by software. The CM bits can be set for capture on both edges. Software then sets bit CCIS1 = 1 and toggles bit CCIS0 to switch the capture signal between V_{CC} and GND, initiating a capture each time CCIS0 changes state:

MOV #CAP+SCS+CCIS1+CM_3,&TB0CCTL1 ; Setup TB0CCTL1 XOR #CCIS0,&TB0CCTL1 ; TB0CCR1 = TB0R



Compare Mode www.ti.com

Note: Capture Initiated by Software

In general, changing capture inputs while in capture mode may cause unintended capture events. For this scenario, switching the capture input between VCC and GND, disabling the capture mode is not required.

Compare Mode

The compare mode is selected when CAP = 0. Compare mode is used to generate PWM output signals or interrupts at specific time intervals. When TBxR *counts* to the value in a TBxCLn, where n represents the specific capture/compare latch:

- Interrupt flag CCIFG is set.
- Internal signal EQUn = 1.
- EQUn affects the output according to the output mode.

Compare Latch TBxCLn

The TBxCCRn compare latch, TBxCLn, holds the data for the comparison to the timer value in compare mode. TBxCLn is buffered by TBxCCRn. The buffered compare latch gives the user control over when a compare period updates. The user cannot directly access TBxCLn. Compare data is written to each TBxCCRn and automatically transferred to TxBCLn. The timing of the transfer from TBxCCRn to TBxCLn is user selectable, with the CLLD bits as described in Table 13-2.

Table 13-2. TBxCLn Load Events

| CLLD | Description |
|------|--|
| 00 | New data is transferred from TBxCCRn to TBxCLn immediately when TBxCCRn is written to. |
| 01 | New data is transferred from TBxCCRn to TBxCLn when TBxR counts to 0. |
| 10 | New data is transferred from TBxCCRn to TBxCLn when TBxR <i>counts</i> to 0 for up and continuous modes. New data is transferred to from TBxCCRn to TBxCLn when TBxR <i>counts</i> to the old TBxCL0 value or to 0 for up/down mode. |
| 11 | New data is transferred from TBxCCRn to TBxCLn when TBxR counts to the old TBxCLn value. |

Grouping Compare Latches

Multiple compare latches may be grouped together for simultaneous updates with the TBCLGRPx bits. When using groups, the CLLD bits of the lowest numbered TBxCCRn in the group determine the load event for each compare latch of the group, except when TBCLGRP = 3 (see Table 13-3). The CLLD bits of the controlling TBxCCRn must not be set to zero. When the CLLD bits of the controlling TBxCCRn are set to zero, all compare latches update immediately when their corresponding TBxCCRn is written; no compare latches are grouped.

Two conditions must exist for the compare latches to be loaded when grouped. First, all TBxCCRn registers of the group must be updated, even when new TBxCCRn data = old TBxCCRn data. Second, the load event must occur.

Table 13-3. Compare Latch Operating Modes

| TBCLGRPx | Grouping | Update Control |
|----------|--|-------------------------|
| 00 | None | Individual |
| 01 | TBxCL1+TBxCL2TBxCL3+TBxCL4+TBxCL5+TBxCL6 | TBxCCR1 TBxCCR3 TBxCCR5 |
| 10 | TBxCL1+TBxCL2+TBxCL3TBxCL4+TBxCL5+TBxCL6 | TBxCCR1 TBxCCR4 |
| 11 | TBxCL0+TBxCL1+TBxCL2+TBxCL3+TBxCL4+TBxCL5+TBxCL6 | TBxCCR1 |



13.2.5 Output Unit

Each capture/compare block contains an output unit. The output unit is used to generate output signals, such as PWM signals. Each output unit has eight operating modes that generate signals based on the EQU0 and EQUn signals. The TBOUTH pin function can be used to put all Timer_B outputs into a high-impedance state. When the TBOUTH pin function is selected for the pin (corresponding PSEL bit is set, and port configured as input) and when the pin is pulled high, all Timer_B outputs are in a high-impedance state.

Output Modes

The output modes are defined by the OUTMOD bits and are described in Table 13-4. The OUTn signal is changed with the rising edge of the timer clock for all modes except mode 0. Output modes 2, 3, 6, and 7 are not useful for output unit 0 because EQUn = EQU0.

Table 13-4. Output Modes

| OUTMOD | Mode | Description |
|--------|--------------|---|
| 000 | Output | The output signal OUTn is defined by the OUT bit. The OUTn signal updates immediately when OUT is updated. |
| 001 | Set | The output is set when the timer <i>counts</i> to the TBxCLn value. It remains set until a reset of the timer, or until another output mode is selected and affects the output. |
| 010 | Toggle/Reset | The output is toggled when the timer <i>counts</i> to the TBxCLn value. It is reset when the time <i>counts</i> to the TBxCL0 value. |
| 011 | Set/Reset | The output is set when the timer <i>counts</i> to the TBxCLn value. It is reset when the timer <i>counts</i> to the TBxCL0 value. |
| 100 | Toggle | The output is toggled when the timer <i>counts</i> to the TBxCLn value. The output period is double the timer period. |
| 101 | Reset | The output is reset when the timer <i>counts</i> to the TBxCLn value. It remains reset until another output mode is selected and affects the output. |
| 110 | Toggle/Set | The output is toggled when the timer <i>counts</i> to the TBxCLn value. It is set when the timer <i>counts</i> to the TBxCL0 value. |
| 111 | Reset/Set | The output is reset when the timer <i>counts</i> to the TBxCLn value. It is set when the timer <i>counts</i> to the TBxCL0 value. |



Output Example - Timer in Up Mode

The OUTn signal is changed when the timer *counts* up to the TBxCLn value, and rolls from TBxCL0 to zero, depending on the output mode. An example is shown in Figure 13-12 using TBxCL0 and TBxCL1.




Figure 13-12. Output Example – Timer in Up Mode



Output Example – Timer in Continuous Mode

The OUTn signal is changed when the timer reaches the TBxCLn and TBxCL0 values, depending on the output mode. An example is shown in Figure 13-13 using TBxCL0 and TBxCL1.




Figure 13-13. Output Example - Timer in Continuous Mode



Output Example - Timer in Up/Down Mode

The OUTn signal changes when the timer equals TBxCLn in either count direction and when the timer equals TBxCL0, depending on the output mode. An example is shown in Figure 13-14 using TBxCL0 and TBxCL3.




Figure 13-14. Output Example – Timer in Up/Down Mode

Note: Switching between output modes

When switching between output modes, one of the OUTMOD bits should remain set during the transition, unless switching to mode 0. Otherwise, output glitching can occur because a NOR gate decodes output mode 0. A safe method for switching between output modes is to use output mode 7 as a transition state:

BIS #OUTMOD_7,&TBCCTLx ; Set output mode=7
BIC #OUTMOD,&TBCCTLx ; Clear unwanted bits



13.2.6 Timer_B Interrupts

Two interrupt vectors are associated with the 16-bit Timer B module:

- TBxCCR0 interrupt vector for TBxCCR0 CCIFG
- TBIV interrupt vector for all other CCIFG flags and TBIFG

In capture mode, any CCIFG flag is set when a timer value is captured in the associated TBxCCRn register. In compare mode, any CCIFG flag is set when TBxR *counts* to the associated TBxCLn value. Software may also set or clear any CCIFG flag. All CCIFG flags request an interrupt when their corresponding CCIE bit and the GIE bit are set.

TBxCCR0 Interrupt Vector

The TBxCCR0 CCIFG flag has the highest Timer_B interrupt priority and has a dedicated interrupt vector (see Figure 13-15). The TBxCCR0 CCIFG flag is automatically reset when the TBxCCR0 interrupt request is serviced.




Figure 13-15. Capture/Compare TBxCCR0 Interrupt Flag

TBxIV, Interrupt Vector Generator

The TBIFG flag and TBxCCRn CCIFG flags (excluding TBxCCR0 CCIFG) are prioritized and combined to source a single interrupt vector. The interrupt vector register TBxIV is used to determine which flag requested an interrupt.

The highest-priority enabled interrupt (excluding TBxCCR0 CCIFG) generates a number in the TBxIV register (see register description). This number can be evaluated or added to the program counter to automatically enter the appropriate software routine. Disabled Timer_B interrupts do not affect the TBxIV value.

Any access, read or write, of the TBxIV register automatically resets the highest-pending interrupt flag. If another interrupt flag is set, another interrupt is immediately generated after servicing the initial interrupt. For example, if the TBxCCR1 and TBxCCR2 CCIFG flags are set when the interrupt service routine accesses the TBxIV register, TBxCCR1 CCIFG is reset automatically. After the RETI instruction of the interrupt service routine is executed, the TBxCCR2 CCIFG flag generates another interrupt.

TBxIV, Interrupt Handler Examples

The following software example shows the recommended use of TBxIV and the handling overhead. The TBxIV value is added to the PC to automatically jump to the appropriate routine. The example assumes a single instantiation of the largest timer configuration available.

The numbers at the right margin show the necessary CPU clock cycles for each instruction. The software overhead for different interrupt sources includes interrupt latency and return-from-interrupt cycles, but not the task handling itself. The latencies are:

- Capture/compare block CCR0: 11 cycles
- Capture/compare blocks CCR1 to CCR6: 16 cycles
- Timer overflow TBIFG: 14 cycles



The following software example shows the recommended use of TBxIV for Timer_B3.

| ; Inter CCIFG_0 | _ | er for TBOCCR | 0 | CCIFG. | Cycle |
|--------------------|--------------|---------------|-----|----------------------------|--------|
| ; | RETI | ; Start o | f : | handler Interrupt latency | 6 5 |
| ; Inter | rupt handl | er for TB0IFG | , | TB0CCR1 through TB0CCR6 CC | IFG. |
| TB0_HND | | | ; | Interrupt latency | 6 |
| | ADD | &TB0IV,PC | | Add offset to Jump table | 3 |
| | RETI | | | Vector 0: No interrupt | 5 |
| | JMP | | | Vector 2: TB0CCR1 | 2 |
| | JMP | | | Vector 4: TB0CCR2 | 2 |
| | JMP | | | Vector 6: TB0CCR3 | 2 |
| | JMP | | | Vector 8: TB0CCR4 | 2 |
| | JMP | | | Vector 10: TB0CCR5 | 2 |
| | JMP | CCIFG_6_HND | ; | Vector 12: TB0CCR6 | 2 |
| TB0IFG_ | HND | | ; | Vector 14: TB0IFG Flag | |
| | | | ; | Task starts here | |
| | RETI | | | | 5 |
| CCIFG_6 | _HND | | ; | Vector 12: TB0CCR6 | |
| | | | ; | Task starts here | |
| | RETI | | ; | Back to main program | 5 |
| CCIFG_5 | _HND | | ; | Vector 10: TB0CCR5 | |
| | | | ; | Task starts here | |
| | RETI | | ; | Back to main program | 5 |
| CCIFG_4 | _HND | | ; | Vector 8: TB0CCR4 | |
| | | | ; | Task starts here | |
| | RETI | | ; | Back to main program | 5 |
| CCIFG_3 | _HND | | ; | Vector 6: TB0CCR3 | |
| | | | ; | Task starts here | |
| | RETI | | ; | Back to main program | 5 |
| CCIFG_2 | _HND | | ; | Vector 4: TB0CCR2 | |
| | | | ; | Task starts here | |
| | RETI | | ; | Back to main program | 5 |
| CCIFG_1 | _HND | | ; | Vector 2: TB0CCR1 | |
| | - • • • • | | ; | Task starts here | |
| | RETI | | ; | Back to main program | 5 |
| | | | | | |



www.ti.com Timer_B Registers

13.3 Timer_B Registers

The Timer_B registers are listed in Table 13-5. The base address can be found in the device-specific data sheet. The address offset is listed in Table 13-5.

Note:

All registers have word or byte register access. For a generic register *ANYREG*, the suffix "_L" (*ANYREG_L*) refers to the lower byte of the register (bits 0 through 7). The suffix "_H" (*ANYREG_H*) refers to the upper byte of the register (bits 8 through 15).

Table 13-5. Timer_B Registers

| Register | Short Form | Register Type | Register Access | Address Offset | Initial State |
|-----------------------------------|------------|------------------|--------------------|-------------------|---------------|
| Timer_B Control | TBxCTL | Read/write | Word | 00h | 0000h |
| | TBxCTL_L | Read/write | Byte | 00h | 00h |
| | TBxCTL_H | Read/write | Byte | 01h | 00h |
| Timer_B Capture/Compare Control 0 | TBxCCTL0 | Read/write | Word | 02h | 0000h |
| | TBxCCTL0_L | Read/write | Byte | 02h | 00h |
| | TBxCCTL0_H | Read/write | Byte | 03h | 00h |
| Timer_B Capture/Compare Control 1 | TBxCCTL1 | Read/write | Word | 04h | 0000h |
| | TBxCCTL1_L | Read/write | Byte | 04h | 00h |
| | TBxCCTL1_H | Read/write | Byte | 05h | 00h |
| Timer_B Capture/Compare Control 2 | TBxCCTL2 | Read/write | Word | 06h | 0000h |
| | TBxCCTL2_L | Read/write | Byte | 06h | 00h |
| | TBxCCTL2_H | Read/write | Byte | 07h | 00h |
| Timer_B Capture/Compare Control 3 | TBxCCTL3 | Read/write | Word | 08h | 0000h |
| | TBxCCTL3_L | Read/write | Byte | 08h | 00h |
| | TBxCCTL3_H | Read/write | Byte | 09h | 00h |
| Timer_B Capture/Compare Control 4 | TBxCCTL4 | Read/write | Word | 0Ah | 0000h |
| | TBxCCTL4_L | Read/write | Byte | 0Ah | 00h |
| | TBxCCTL4_H | Read/write | Byte | 0Bh | 00h |
| Timer_B Capture/Compare Control 5 | TBxCCTL5 | Read/write | Word | 0Ch | 0000h |
| | TBxCCTL5_L | Read/write | Byte | 0Ch | 00h |
| | TBxCCTL5_H | Read/write | Byte | 0Dh | 00h |
| Timer_B Capture/Compare Control 6 | TBxCCTL6 | Read/write | Word | 0Eh | 0000h |
| | TBxCCTL6_L | Read/write | Byte | 0Eh | 00h |
| | TBxCCTL6_H | Read/write | Byte | 0Fh | 00h |
| Timer_B Counter | TBxR | Read/write | Word | 10h | 0000h |
| | TBxR_L | Read/write | Byte | 10h | 00h |
| | TBxR_H | Read/write | Byte | 11h | 00h |
| Timer_B Capture/Compare 0 | TBxCCR0 | Read/write | Word | 12h | 0000h |
| | TBxCCR0_L | Read/write | Byte | 12h | 00h |
| | TBxCCR0_H | Read/write | Byte | 13h | 00h |
| Timer_B Capture/Compare 1 | TBxCCR1 | Read/write | Word | 14h | 0000h |
| | TBxCCR1_L | Read/write | Byte | 14h | 00h |
| | TBxCCR1_H | Read/write | Byte | 15h | 00h |
| Timer_B Capture/Compare 2 | TBxCCR2 | Read/write | Word | 16h | 0000h |
| | TBxCCR2_L | Read/write | Byte | 16h | 00h |
| | TBxCCR2_H | Read/write | Byte | 17h | 00h |



Timer_B Registers www.ti.com

Table 13-5. Timer_B Registers (continued)

| Register | Short Form | Register Type | Register Access | Address Offset | Initial State |
|---------------------------|------------|------------------|--------------------|-------------------|---------------|
| Timer_B Capture/Compare 3 | TBxCCR3 | Read/write | Word | 18h | 0000h |
| | TBxCCR3_L | Read/write | Byte | 18h | 00h |
| | TBxCCR3_H | Read/write | Byte | 19h | 00h |
| Timer_B Capture/Compare 4 | TBxCCR4 | Read/write | Word | 1Ah | 0000h |
| | TBxCCR4_L | Read/write | Byte | 1Ah | 00h |
| | TBxCCR4_H | Read/write | Byte | 1Bh | 00h |
| Timer_B Capture/Compare 5 | TBxCCR5 | Read/write | Word | 1Ch | 0000h |
| | TBxCCR5_L | Read/write | Byte | 1Ch | 00h |
| | TBxCCR5_H | Read/write | Byte | 1Dh | 00h |
| Timer_B Capture/Compare 6 | TBxCCR6 | Read/write | Word | 1Eh | 0000h |
| | TBxCCR6_L | Read/write | Byte | 1Eh | 00h |
| | TBxCCR6_H | Read/write | Byte | 1Fh | 00h |
| Timer_B Interrupt Vector | TBxIV | Read only | Word | 2Eh | 0000h |
| | TBxIV_L | Read only | Byte | 2Eh | 00h |
| | TBxIV_H | Read only | Byte | 2Fh | 00h |
| Timer_B Expansion 0 | TBxEX0 | Read/write | Word | 20h | 0000h |
| | TBxEX0_L | Read/write | Byte | 20h | 00h |
| | TBxEX0_H | Read/write | Byte | 21h | 00h |



www.ti.com Timer_B Registers

Timer_B Control Register (TBxCTL)

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|--------|----------|--------|--------|--------|--------|--------|--------|
| Unused | TBCLGRPx | | CNTL | | Unused | TBSSEL | |
| rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| II | D | M | IC | Unused | TBCLR | TBIE | TBIFG |
| rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | w-(0) | rw-(0) | rw-(0) |

| TW-(U) | TW-(U) | | rw-(U) | TW-(U) | TW-(U) | W-(U) | TW-(U) | TW-(U) |
|---------|------------|-------|---------------------------|--|---------------------|--|---------------------|-----------------|
| Unused | Bit 15 | Unus | sed | | | | | |
| TBCLGRP | Bits 14-13 | TBx0 | CLn group | | | | | |
| | | 00 | Each TBxCLi | n latch loads inde | pendently. | | | |
| | | 01 | TBxCL3+TBx | CL2 (TBxCCR1 CCL4 (TBxCCR3 CCCL6 (TBxCCR5 CCCL6) | CLLD bits control | the update) | | |
| | | 10 | | CL5+TBxCL6 (TE | | ts control the upda ts control the upda | | |
| | | 11 | TBxCL0+TBx update) | CL1+TBxCL2+TE | 3xCL3+TBxCL4+ | TBxCL5+TBxCL6 (| TBxCCR1 CLLD b | its control the |
| CNTL | Bits 12-11 | Cour | nter length | | | | | |
| | | 00 | 16-bit, TBxR(| _{max)} = 0FFFFh | | | | |
| | | 01 | 12-bit, TBxR(| _{max)} = 0FFFh | | | | |
| | | 10 | 10-bit, TBxR(| _{max)} = 03FFh | | | | |
| | | 11 | 8-bit, TBxR _{(m} | _{ax)} = 0FFh | | | | |
| Unused | Bit 10 | Unus | sed | | | | | |
| TBSSEL | Bits 9-8 | Time | er_B clock source | ce select | | | | |
| | | 00 | TBxCLK | | | | | |
| | | 01 | ACLK | | | | | |
| | | 10 | SMCLK | | | | | |
| | | 11 | Inverted TBx | CLK | | | | |
| ID | Bits 7-6 | Inpu | | bits, along with th | ne IDEX bits, sele | ct the divider for the | ne input clock. | |
| | | 00 | /1 | | | | | |
| | | 01 | /2 | | | | | |
| | | 10 | /4 | | | | | |
| | | 11 | /8 | | | | | |
| MC | Bits 5-4 | | | ~ | i Timer_B is not ii | n use conserves p | ower. | |
| | | 00 | | imer is halted | | | | |
| | | 01 | • | ner counts up to 1 | | . L ONT | | |
| | | 10 | | node: Timer count | • | • | | |
| | D:1 0 | 11 | • | de: Timer counts of | up to TBXCLU and | d down to uuuun | | |
| Unused | Bit 3 | Unus | | | FDvD the times a | المصاد خاندناه ما مصادا | | The TDOLD 1:4 |
| TBCLR | Bit 2 | is au | tomatically rese | et and is always re | ead as zero. | lock divider, and th | ie count direction. | The IBOLK bit |
| TBIE | Bit 1 | Time | er_B interrupt er | nable. This bit ena | bles the TBIFG in | nterrupt request. | | |
| | | 0 | Interrupt disa | bled | | | | |
| | | 1 | Interrupt enal | | | | | |
| TBIFG | Bit 0 | | er_B interrupt fla | - | | | | |
| | | 0 | No interrupt p | | | | | |
| | | 1 | Interrupt pen | ding | | | | |



Timer_B Registers www.ti.com

Timer_B Counter Register (TBxR)

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | | | | |
|--------|--------|--------|--------|--------|--------|--------|--------|--|--|--|--|
| | TBxR | | | | | | | | | | |
| rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | | | | |
| | | | | | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | |
| | TBxR | | | | | | | | | | |
| rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | | | | |

TBxR Bits 15-0 Timer_B register. The TBxR register is the count of Timer_B.



www.ti.com Timer_B Registers

| 15 | 14 | | 13 | 12 | 11 | 10 | 9 | 8 | | | |
|--------|------------|---|---------------|---------------------------------------|---------------------|---------------------|-----------------------|------------------|--|--|--|
| | CM | | С | CIS | SCS | CL | LD | CAP | | | |
| rw-(0) | rw-(0) | | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | | | |
| 7 | 6 | | 5 | 4 | 3 | 2 | 1 | 0 | | | |
| | OUTMOD |) | | CCIE | CCI | OUT | COV | CCIFG | | | |
| rw-(0) | rw-(0) | | rw-(0) | rw-(0) | r | rw-(0) | rw-(0) | rw-(0) | | | |
| СМ | Bits 15-14 | Captu | ıre mode | | | | | | | | |
| | | 00 | No capture | | | | | | | | |
| | | 01 | Capture on | rising edge | | | | | | | |
| | | 10 | Capture on | falling edge | | | | | | | |
| | | 11 | Capture on | both rising and fall | ing edges | | | | | | |
| CCIS | Bits 13-12 | | | nput select. These ignal connections. | bits select the TB | xCCRn input sign | al. See the device- | -specific dat | | | |
| | | 00 | CCIxA | | | | | | | | |
| | | 01 | CCIxB | | | | | | | | |
| | | 10 | GND | | | | | | | | |
| | | 11 | V_{CC} | | | | | | | | |
| SCS | Bit 11 | Syncl | nronize captu | re source. This bit | is used to synchro | onize the capture i | nput signal with the | e timer clocl | | | |
| | | 0 | Asynchrono | us capture | | | | | | | |
| | | 1 | Synchronou | s capture | | | | | | | |
| CLLD | Bits 10-9 | Comp | • | d. These bits selec | t the compare late | ch load event. | | | | | |
| | | 00 TBxCLn loads on write to TBxCCRn | | | | | | | | | |
| | | 01 TBxCLn loads when TBxR <i>counts</i> to 0 | | | | | | | | | |
| | | TBxCLn loads when TBxR <i>counts</i> to 0 (up or continuous mode) TBxCLn loads when TBxR <i>counts</i> to TBxCL0 or to 0 (up/down mode) | | | | | | | | | |
| | | 11 | | ds when TBxR col | | (-) | , | | | | |
| CAP | Bit 8 | Captu | ıre mode | | | | | | | | |
| | | 0 | Compare m | ode | | | | | | | |
| | | 1 | Capture mo | | | | | | | | |
| OUTMOD | Bits 7-5 | Outpu | • | es 2, 3, 6, and 7 a | re not useful for T | BxCL0 because E | QUn = EQU0. | | | | |
| | | 000 | OUT bit valu | | | | | | | | |
| | | 001 | Set | | | | | | | | |
| | | 010 | Toggle/rese | t | | | | | | | |
| | | 011 | Set/reset | • | | | | | | | |
| | | 100 | | | | | | | | | |
| | | 101 | Reset | | | | | | | | |
| | | 110 | Toggle/set | | | | | | | | |
| | | 111 | Reset/set | | | | | | | | |
| CCIE | Bit 4 | | | nterrupt enable. Th | nie hit anahlae tha | interrunt request (| of the correspondir | na CCIEG fl | | | |
| JOIL | Dit 4 | 0 | Interrupt dis | | iis bit chables the | interrupt request t | or the corresponding | ig Oon One | | | |
| | | 1 | Interrupt dis | | | | | | | | |
| CCI | Bit 3 | ' | • | | alastad innut aign | al oon he road by | thic hit | | | | |
| | | Outo | • | npare input. The s | | • | | | | | |
| DUT | Bit 2 | - | - | mode 0, this bit di | ectly controls the | state of the outpu | ι. | | | | |
| | | 0 | Output low | | | | | | | | |
| 201/ | D:4 4 | 1 | Output high | | and the second | | and has made to 1990. | - f t u - | | | |
| cov | Bit 1 | | | This bit indicates a | capture overnow | occurrea. COV mi | ust de reset with so | oitware. | | | |
| | | 0 | | overflow occurred | | | | | | | |



Timer_B Registers www.ti.com

CCIFG

Bit 0

Capture/compare interrupt flag

0 No interrupt pending

1 Interrupt pending

Timer_B Interrupt Vector Register (TBxIV)

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|----|----|----|----|-------|-------|-------|----|
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| r0 | rO | rO | rO | rO | rO | rO | rO |
| | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0 | 0 | 0 | 0 | | TBIV | | 0 |
| r0 | r0 | r0 | r0 | r-(0) | r-(0) | r-(0) | r0 |

TBIV Bits 15-0 Timer_B interrupt vector value

| TBIV Contents | Interrupt Source | Interrupt Flag | Interrupt Priority |
|------------------|----------------------|----------------|-----------------------|
| 00h | No interrupt pending | | |
| 02h | Capture/compare 1 | TBxCCR1 CCIFG | Highest |
| 04h | Capture/compare 2 | TBxCCR2 CCIFG | |
| 06h | Capture/compare 3 | TBxCCR3 CCIFG | |
| 08h | Capture/compare 4 | TBxCCR4 CCIFG | |
| 0Ah | Capture/compare 5 | TBxCCR5 CCIFG | |
| 0Ch | Capture/compare 6 | TBxCCR6 CCIFG | |
| 0Eh | Timer overflow | TBxCTL TBIFG | Lowest |

Timer_B Expansion Register 0 (TBxEX0)

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| Unused | Unused | Unused | Unused | Unused | Unused | Unused | Unused |
| rO | rO | rO | rO | rO | rO | rO | rO |
| | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Unused | Unused | Unused | Unused | Unused | | IDEX | |
| r0 | r0 | r0 | r0 | rO | rw-(0) | rw-(0) | rw-(0) |

Unused Bits 15-3 IDEX Bits 2-0

Unused. Read only. Always read as 0.

Input divider expansion. These bits along with the ID bits select the divider for the input clock.

000 /1 001 /2 010 /3 011 /4 100 /5 101 /6 /7 110 111 /8



Real-Time Clock (RTC_A)

The Real-Time Clock (RTC_A) module provides clock counters with a calendar, a flexible programmable alarm, and calibration. This chapter describes the RTC_A module.

| T | opic | | Page |
|---|------|---------------------------|------|
| | | | |
| | 14.1 | RTC_A Introduction | 396 |
| | 14.2 | RTC_A Operation | 398 |
| | 14.3 | Real-Time Clock Registers | 403 |



RTC_A Introduction www.ti.com

14.1 RTC_A Introduction

The RTC_A module provides a real-time clock and calendar function that can also be configured as a general-purpose counter.

RTC_A features include:

- Configurable for real-time clock with calendar function or general-purpose counter
- Provides seconds, minutes, hours, day of week, day of month, month, and year in real-time clock with calendar function
- Interrupt capability
- Selectable BCD or binary format in real-time clock mode
- · Programmable alarms in real-time clock mode
- · Calibration logic for time offset correction in real-time clock mode

The RTC_A block diagram is shown in Figure 14-1.

Note: Real-time clock initialization

Most RTC_A module registers have no initial condition. These registers must be configured by user software before use.



www.ti.com RTC_A Introduction




Figure 14-1. RTC_A



RTC_A Operation www.ti.com

14.2 RTC A Operation

The RTC_A module can be configured as a real-time clock with calendar function (calendar mode) or as a 32-bit general purpose counter (counter mode) with the RTCMODE bit.

14.2.1 Counter Mode

Counter mode is selected when RTCMODE is reset. In this mode, a 32-bit counter is provided that is directly accessible by software. Switching from calendar mode to counter mode resets the count value (RTCNT1, RTCNT2, RTCNT3, RTCNT4), as well as the prescale counters (RT0PS, RT1PS).

The clock to increment the counter can be sourced from ACLK, SMCLK, or prescaled versions of ACLK or SMCLK. Prescaled versions of ACLK or SMCLK are sourced from the prescale dividers (RT0PS and RT1PS). RT0PS and RT1PS output /2, /4, /8, 16, /32, /64, /128, and /256 versions of ACLK and SMCLK, respectively. The output of RT0PS can be cascaded with RT1PS. The cascaded output can be used as a clock source input to the 32-bit counter.

Four individual 8-bit counters are cascaded to provide the 32-bit counter. This provides 8-bit, 16-bit, 24-bit, or 32-bit overflow intervals of the counter clock. The RTCTEV bits select the respective trigger event. An RTCTEV event can trigger an interrupt by setting the RTCTEVIE bit. Each counter, RTCNT1 through RTCNT4, is individually accessible and may be written to.

RT0PS and RT1PS can be configured as two 8-bit counters or cascaded into a single 16-bit counter. RT0PS and RT1PS can be halted on an individual basis by setting their respective RT0PSHOLD and RT1PSHOLD bits. When RT0PS is cascaded with RT1PS, setting RT0PSHOLD causes both RT0PS and RT1PS to be halted. The 32-bit counter can be halted several ways depending on the configuration. If the 32-bit counter is sourced directly from ACLK or SMCLK, it can be halted by setting RTCHOLD. If it is sourced from the output of RT1PS, it can be halted by setting RT1PSHOLD or RTCHOLD. Finally, if it is sourced from the cascaded outputs of RT0PS and RT1PS, it can be halted by setting RT0PSHOLD, RT1PSHOLD, or RTCHOLD.

Note: Accessing the RTCNT1, RTCNT2, RTCNT3, RTCNT4, RT0PS, RT1PS registers

When the counter clock is asynchronous to the CPU clock, any read from any RTCNT1, RTCNT2, RTCNT3, RTCNT4, RT0PS, or RT1PS register should occur while the counter is not operating. Otherwise, the results may be unpredictable. Alternatively, the counter may be read multiple times while operating, and a majority vote taken in software to determine the correct reading. Any write to these registers takes effect immediately.

14.2.2 Calendar Mode

Calendar mode is selected when RTCMODE is set. In calendar mode, the RTC_A module provides seconds, minutes, hours, day of week, day of month, month, and year in selectable BCD or hexadecimal format. The calendar includes a leap-year algorithm that considers all years evenly divisible by four as leap years. This algorithm is accurate from the year 1901 through 2099.

Real-Time Clock and Prescale Dividers

The prescale dividers, RT0PS and RT1PS, are automatically configured to provide a 1-s clock interval for the RTC_A. RT0PS is sourced from ACLK. ACLK must be set to 32768 Hz (nominal) for proper RTC_A calendar operation. RT1PS is cascaded with the output ACLK/256 of RT0PS. The RTC_A is sourced with the /128 output of RT1PS, thereby providing the required 1-s interval. Switching from counter to calendar mode clears the seconds, minutes, hours, day-of-week, and year counts and sets day-of-month and month counts to 1. In addition, RT0PS and RT1PS are cleared.

When RTCBCD = 1, BCD format is selected for the calendar registers. The format must be selected before the time is set. Changing the state of RTCBCD clears the seconds, minutes, hours, day-of-week, and year counts and sets day-of-month and month counts to 1. In addition, RT0PS and RT1PS are cleared.



www.ti.com RTC A Operation

In calendar mode, the RT0SSEL, RT1SSEL, RT0PSDIV, RT1PSDIV, RT0PSHOLD, RT1PSHOLD, and RTCSSEL bits are don't care. Setting RTCHOLD halts the real-time counters and prescale counters, RT0PS and RT1PS.

Real-Time Clock Alarm Function

The RTC_A module provides for a flexible alarm system. There is a single user-programmable alarm that can be programmed based on the settings contained in the alarm registers for minutes, hours, day of week, and day of month. The user-programmable alarm function is only available in the calendar mode of operation.

Each alarm register contains an alarm enable (AE) bit that can be used to enable the respective alarm register. By setting AE bits of the various alarm registers, a variety of alarm events can be generated.

- Example 1: A user wishes to set an alarm every hour at 15 minutes past the hour; i.e., 00:15:00, 01:15:00, 02:15:00, etc. This is possible by setting RTCAMIN to 15. By setting the AE bit of the RTCAMIN and clearing all other AE bits of the alarm registers, the alarm is enabled. When enabled, the AF is set when the count transitions from 00:14:59 to 00:15:00, 01:14:59 to 01:15:00, 02:14:59 to 02:15:00, etc.
- Example 2: A user wishes to set an alarm every day at 04:00:00. This is possible by setting RTCAHOUR to 4. By setting the AE bit of the RTCHOUR and clearing all other AE bits of the alarm registers, the alarm is enabled. When enabled, the AF is set when the count transitions from 03:59:59 to 04:00:00.
- Example 3: A user wishes to set an alarm for 06:30:00. RTCAHOUR would be set to 6 and RTCAMIN would be set to 30. By setting the AE bits of RTCAHOUR and RTCAMIN, the alarm is enabled. Once enabled, the AF is set when the time count transitions from 06:29:59 to 06:30:00. In this case, the alarm event occurs every day at 06:30:00.
- Example 4: A user wishes to set an alarm every Tuesday at 06:30:00. RTCADOW would be set to 2, RTCAHOUR would be set to 6 and RTCAMIN would be set to 30. By setting the AE bits of RTCADOW, RTCAHOUR and RTCAMIN, the alarm is enabled. Once enabled, the AF is set when the the time count transitions from 06:29:59 to 06:30:00 and the RTCDOW transitions from 1 to 2.
- Example 5: A user wishes to set an alarm the fifth day of each month at 06:30:00. RTCADAY would be set to 5, RTCAHOUR would be set to 6 and RTCAMIN would be set to 30. By setting the AE bits of RTCADAY, RTCAHOUR and RTCAMIN, the alarm is enabled. Once enabled, the AF is set when the the time count transitions from 06:29:59 to 06:30:00 and the RTCDAY equals 5.

Note: Invalid alarm settings

Invalid alarm settings are not checked via hardware. It is the user's responsibility to ensure that valid alarm settings are entered.

Note: Invalid time and date values

Writing of invalid date and/or time information or data values outside the legal ranges specified in the RTCSEC, RTCMIN, RTCHOUR, RTCDAY, RTCDOW, RTCYEARH, RTCYEARL, RTCAMIN, RTCAHOUR, RTCADAY, and RTCADOW registers can result in unpredictable behavior.

Note: Setting the alarm

To prevent potential erroneous alarm conditions from occurring, the alarms should be disabled by clearing the RTCAIE, RTCAIFG, and AE bits prior to writing new time values to the RTC time registers.



RTC_A Operation www.ti.com

Reading or Writing Real-Time Clock Registers in Calendar Mode

Because the system clock may be asynchronous to the RTC_A clock source, special care must be taken when accessing the real-time clock registers.

In calendar mode, the real-time clock registers are updated once per second. To prevent reading any real-time clock register at the time of an update, which could result in an invalid time being read, a keepout window is provided. The keepout window is centered approximately -128/32768 s around the update transition. The read-only RTCRDY bit is reset during the keepout window period and set outside the keepout the window period. Any read of the clock registers while RTCRDY is reset is considered to be potentially invalid, and the time read should be ignored.

An easy way to safely read the real-time clock registers is to use the RTCRDYIFG interrupt flag. Setting RTCRDYIE enables the RTCRDYIFG interrupt. Once enabled, an interrupt is generated based on the rising edge of the RTCRDY bit, causing the RTCRDYIFG to be set. At this point, the application has nearly a complete second to safely read any or all of the real-time clock registers. This synchronization process prevents reading the time value during transition. The RTCRDYIFG flag is reset automatically when the interrupt is serviced, or can be reset with software.

In counter mode, the RTCRDY bit remains reset. RTCRDYIE is a don't care and RTCRDYIFG remains reset.

Note: Reading or writing real-time clock registers

When the counter clock is asynchronous to the CPU clock, any read from any RTCSEC, RTCMIN, RTCHOUR, RTCDOW, RTCDAY, RTCMON, RTCYEARL, or RTCYEARH register while the RTCRDY is reset may result in invalid data being read. To safely read the counting registers, either polling of the RTCRDY bit or the synchronization procedure previously described can be used. Alternatively, the counter register can be read multiple times while operating, and a majority vote taken in software to determine the correct reading. Reading the RT0PS and RT1PS can only be handled by reading the registers multiple times and a majority vote taken in software to determine the correct reading or by halting the counters.

Any write to any counting register takes effect immediately. However, the clock is stopped during the write. In addition, RT0PS and RT1PS registers are reset. This could result in losing up to 1 s during a write. Writing of data outside the legal ranges or invalid time stamp combinations results in unpredictable behavior.

14.2.3 Real-Time Clock Interrupts

The RTC A module has five interrupt sources available, each with independent enables and flags.

Real-Time Clock Interrupts in Calendar Mode

In calendar mode, five sources for interrupts are available, namely RT0PSIFG, RT1PSIFG, RTCRDYIFG, RTCTEVIFG, and RTCAIFG. These flags are prioritized and combined to source a single interrupt vector. The interrupt vector register (RTCIV) is used to determine which flag requested an interrupt.

The highest-priority enabled interrupt generates a number in the RTCIV register (see register description). This number can be evaluated or added to the program counter (PC) to automatically enter the appropriate software routine. Disabled RTC interrupts do not affect the RTCIV value.

Any access, read or write, of the RTCIV register automatically resets the highest-pending interrupt flag. If another interrupt flag is set, another interrupt is immediately generated after servicing the initial interrupt. In addition, all flags can be cleared via software.

The user-programmable alarm event sources the real-time clock interrupt, RTCAIFG. Setting RTCAIE enables the interrupt. In addition to the user-programmable alarm, the RTC_A module provides for an interval alarm that sources real-time clock interrupt, RTCTEVIFG. The interval alarm can be selected to cause an alarm event when RTCMIN changed or RTCHOUR changed, every day at midnight (00:00:00) or every day at noon (12:00:00). The event is selectable with the RTCTEV bits. Setting the RTCTEVIE bit enables the interrupt.

www.ti.com RTCIV Software Example

The RTCRDY bit sources the real-time clock interrupt, RTCRDYIFG, and is useful in synchronizing the read of time registers with the system clock. Setting the RTCRDYIE bit enables the interrupt.

RT0PSIFG can be used to generate interrupt intervals selectable by the RT0IP bits. In calendar mode, RT0PS is sourced with ACLK at 32768 Hz, so intervals of 16384 Hz, 8192 Hz, 4096 Hz, 2048 Hz, 1024 Hz, 512 Hz, 256 Hz, or 128 Hz are possible. Setting the RT0PSIE bit enables the interrupt.

RT1PSIFG can generate interrupt intervals selectable by the RT1IP bits. In calendar mode, RT1PS is sourced with the output of RT0PS, which is 128 Hz (32768/256 Hz). Therefore, intervals of 64 Hz, 32 Hz, 16 Hz, 8 Hz, 4 Hz, 2 Hz, 1 Hz, or 0.5 Hz are possible. Setting the RT1PSIE bit enables the interrupt.

Real-Time Clock Interrupts in Counter Mode

In counter mode, three interrupt sources are available: RT0PSIFG, RT1PSIFG, and RTCTEVIFG. RTCAIFG and RTCRDYIFG are cleared. RTCRDYIE and RTCAIE are don't care.

RT0PSIFG can be used to generate interrupt intervals selectable by the RT0IP bits. In counter mode, RT0PS is sourced with ACLK or SMCLK, so divide ratios of /2, /4, /8, /16, /32, /64, /128, and /256 of the respective clock source are possible. Setting the RT0PSIE bit enables the interrupt.

RT1PSIFG can be used to generate interrupt intervals selectable by the RT1IP bits. In counter mode, RT1PS is sourced with ACLK, SMCLK, or the output of RT0PS, so divide ratios of /2, /4, /8, /16, /32, /64, /128, and /256 of the respective clock source are possible. Setting the RT1PSIE bit enables the interrupt.

The RTC_A module provides for an interval timer that sources real-time clock interrupt, RTCTEVIFG. The interval timer can be selected to cause an interrupt event when an 8-bit, 16-bit, 24-bit, or 32-bit overflow occurs within the 32-bit counter. The event is selectable with the RTCTEV bits. Setting the RTCTEVIE bit enables the interrupt.

RTCIV Software Example

The following software example shows the recommended use of RTCIV and the handling overhead. The RTCIV value is added to the PC to automatically jump to the appropriate routine.

The numbers at the right margin show the necessary CPU cycles for each instruction. The software overhead for different interrupt sources includes interrupt latency and return-from-interrupt cycles, but not the task handling itself.

```
; Interrupt handler for RTC interrupt flags.
RTC_HND
                         ; Interrupt latency
        ADD &RTCIV,PC
                            ; Add offset to Jump table
                                                          3
                            ; Vector 0: No interrupt
        RETT
             RTCRDYIFG_HND ; Vector 2: RTCRDYIFG
        JMP
             RTCTEVIFG_HND ; Vector 4: RTCTEVIFG
                                                          2
        JMP
        JMP
              RTCAIFG
                             ; Vector 6: RTCAIFG
                                                          5
        JMP
              RT0PSIFG
                             ; Vector 8: RTOPSIFG
                                                          5
        JMP
              RT1PSIFG
                             ; Vector A: RT1PSIFG
                                                          5
                                                          5
        RETT
                             ; Vector C: Reserved
                             ; Vector 2: RTCRDYIFG Flag
RTCRDYIFG_HND
         to
                              ; Task starts here
        RETI
                                                          5
                             ; Vector 4: RTCTEVIFG
RTCTEVIFG_HND
                              ; Task starts here
         to
        RETT
                             ; Back to main program
                                                          5
                             ; Vector 6: RTCAIFG
RTCAIFG_HND
         to
                              ; Task starts here
RT0PSIFG_HND
                              ; Vector 8: RTOPSIFG
                              ; Task starts here
         to
RT1PSIFG_HND
                             ; Vector A: RT1PSIFG
                              ; Task starts here
         t.o
```



14.2.4 Real-Time Clock Calibration

The RTC_A module has calibration logic that allows for adjusting the crystal frequency in +4-ppm or -2-ppm steps, allowing for higher time keeping accuracy from standard crystals.

The RTCCAL bits are used to adjust the frequency. When RTCCALS is set, each RTCCAL LSB causes a +4-ppm adjustment. When RTCCALS is cleared, each RTCCAL LSB causes a -2-ppm adjustment.

To calibrate the frequency, the RTCCLK output signal is available at a pin. RTCCALF bits can be used to select the frequency rate of the output signal. During calibration, RTCCLK can be measured. The result of this measurement can be applied to the RTCCALS and RTCCAL bits to effectively reduce the initial offset of the clock. For example, say RTCCLK is output at a frequency of 512 Hz. The measured RTCCLK is 511.9658 Hz. This frequency error is approximately 67 ppm too low. To increase the frequency by 67 ppm, RTCCALS would be set, and RTCCAL would be set to 17 (67/4).

In counter mode (RTCMODE = 0), the calibration logic is disabled.

Note: Calibration output frequency

The 512-Hz and 256-Hz output frequencies observed at the RTCCLK pin are not affected by changes in the calibration settings. The 1-Hz output frequency is affected by changes in the calibration settings.



14.3 Real-Time Clock Registers

The RTC_A module registers are listed in and Table 14-1. The base register for the RTC_A module registers can be found in the device-specific data sheet. The address offsets are given in Table 14-1.

Note: All registers have word or byte register access. For a generic register *ANYREG*, the suffix "_L" (*ANYREG_L*) refers to the lower byte of the register (bits 0 through 7). The suffix "_H" (*ANYREG_H*) refers to the upper byte of the register (bits 8 through 15).

Table 14-1. Real-Time Clock Registers

| Register | Short Form | Register Type | Register Access | Address Offset | Initial State |
|--|-------------------------------|------------------|--------------------|-------------------|------------------|
| Real-Time Clock Control 0, 1 | RTCCTL01 | Read/write | Word | 00h | 4000h |
| Real-Time Clock Control 0 | RTCCTL0 or RTCCTL01_L | Read/write | Byte | 00h | 00h |
| Real-Time Clock Control 1 | RTCCTL1 or RTCCTL01_H | Read/write | Byte | 01h | 40h |
| Real-Time Clock Control 2, 3 | RTCCTL23 | Read/write | Word | 02h | 0000h |
| Real-Time Clock Control 2 | RTCCTL2 or RTCCTL23_L | Read/write | Byte | 02h | 00h |
| Real-Time Clock Control 3 | RTCCTL3 or RTCCTL23_H | Read/write | Byte | 03h | 00h |
| Real-Time Prescale Timer 0 Control | RTCPS0CTL | Read/write | Word | 08h | 0100h |
| | RTCPS0CTLL or RTCPS0CTL_L | Read/write | Byte | 08h | 00h |
| | RTCPS0CTLH or RTCPS0CTL_H | Read/write | Byte | 09h | 01h |
| Real-Time Prescale Timer 1 Control | RTCPS1CTL | Read/write | Word | 0Ah | 0100h |
| | RTCPS1CTLL or RTCPS1CTL_L | Read/write | Byte | 0Ah | 00h |
| | RTCPS0CTLH or RTCPS0CTL_H | Read/write | Byte | 0Bh | 01h |
| Real-Time Prescale Timer 0, 1 Counter | RTCPS | Read/write | Word | 0Ch | undefined |
| Real-Time Prescale Timer 0 Counter | RT0PS or RTCPS_L | Read/write | Byte | 0Ch | undefined |
| Real-Time Prescale Timer 1 Counter | RT1PS or RTCPS_H | Read/write | Byte | 0Dh | undefined |
| Real Time Clock Interrupt Vector | RTCIV | Read | Word | 0Eh | 0000h |
| | RTCIV_L | Read | Byte | 0Eh | 00h |
| | RTCIV_H | Read | Byte | 0Fh | 00h |
| Real-Time Clock Seconds, Minutes/ Real-Time Counter 1, 2 | RTCTIM0 or RTCNT12 | Read/write | Word | 10h | undefined |
| Real-Time Clock Seconds/ Real-Time Counter 1 | RTCSEC /RTCNT1 or RTCTIM0_L | Read/write | Byte | 10h | undefined |
| Real-Time Clock Minutes/ Real-Time Counter 2 | RTCMIN/RTCNT2 or RTCTIM0_H | Read/write | Byte | 11h | undefined |
| Real-Time Clock Hour, Day of Week/ Real-Time Counter 3, 4 | RTCTIM1 or RTCNT34 | Read/write | Word | 12h | undefined |
| Real-Time Clock Hour/ Real-Time Counter 3 | RTCHOUR/RTCNT3 or RTCTIM1_L | Read/write | Byte | 12h | undefined |
| Real-Time Clock Day of Week/ Real-Time Counter 4 | RTCDOWRTCNT4 or RTCTIM1_H | Read/write | Byte | 13h | undefined |



Table 14-1. Real-Time Clock Registers (continued)

| Register | Short Form | Register Type | Register Access | Address Offset | Initial State |
|---|----------------------------|------------------|--------------------|-------------------|------------------|
| Real-Time Clock Date | RTCDATE | Read/write | Word | 14h | undefined |
| Real-Time Clock Day of Month | RTCDAY or RTCDATE_L | Read/write | Byte | 14h | undefined |
| Real-Time Clock Month | RTCMON or RTCDATE_H | Read/write | Byte | 15h | undefined |
| Real-Time Clock Year | RTCYEAR | Read/write | Word | 16h | undefined |
| | RTCYEARL or RTCYEAR_L | Read/write | Byte | 16h | undefined |
| | RTCYEARH or RTCYEAR_H | Read/write | Byte | 17h | undefined |
| Real-Time Clock Minutes, Hour Alarm | RTCAMINHR | Read/write | Word | 18h | undefined |
| Real-Time Clock Minutes Alarm | RTCAMIN or RTCAMINHR_L | Read/write | Byte | 18h | undefined |
| Real-Time Clock Hours Alarm | RTCAHOUR or RTCAMINHR_H | Read/write | Byte | 19h | undefined |
| Real-Time Clock Day of Week, Day of Month Alarm | RTCADOWDAY | Read/write | Word | 1Ah | undefined |
| Real-Time Clock Day of Week Alarm | RTCADOW or RTCADOWDAY_L | Read/write | Byte | 1Ah | undefined |
| Real-Time Clock Day of Month Alarm | RTCADAY or RTCADOWDAY_H | Read/write | Byte | 1Bh | undefined |



Real-Time Clock Control 0 Register (RTCCTL0)

| 7 | 6 | | 5 | 4 | 3 | 2 | 1 | 0 | | |
|-----------|----------|-------|--|---------------------|-----------------|--------------------|----------------|-----------|--|--|
| Reserved | RTCTEVIE | R | RTCAIE | RTCRDYIE | Reserved | RTCTEVIFG | RTCAIFG | RTCRDYIFG | | |
| rO | rw-0 | | rw-0 | rw-0 | r0 | rw-(0) | rw-(0) | rw-(0) | | |
| _ | | _ | | | | | | | | |
| Reserved | Bit 7 | Resei | rved. Always | s read as 0. | | | | | | |
| RTCTEVIE | Bit 6 | Real- | time clock ti | me event interrupt | t enable | | | | | |
| | | 0 | Interrupt | not enabled | | | | | | |
| | | 1 | Interrupt | enabled | | | | | | |
| RTCAIE | Bit 5 | Real- | al-time clock alarm interrupt enable. This bit remains cleared when in counter mode (RTCMODE = 0). | | | | | | | |
| | | 0 | Interrupt | not enabled | | | | | | |
| | | 1 | Interrupt | enabled | | | | | | |
| RTCRDYIE | Bit 4 | Real- | time clock a | larm interrupt ena | ble | | | | | |
| | | 0 | Interrupt | not enabled | | | | | | |
| | | 1 | Interrupt | enabled | | | | | | |
| Reserved | Bit 3 | Reser | rved. Always | s read as 0. | | | | | | |
| RTCTEVIFG | Bit 2 | Real- | time clock ti | me event flag | | | | | | |
| | | 0 | No time 6 | event occurred. | | | | | | |
| | | 1 | Time eve | nt occurred. | | | | | | |
| RTCAIFG | Bit 1 | Real- | time clock a | larm flag. This bit | remains cleared | when in counter mo | ode (RTCMODE : | = 0). | | |
| | | 0 | No time 6 | event occurred. | | | | | | |
| | | 1 | Time eve | nt occurred. | | | | | | |
| RTCRDYIFG | Bit 0 | Real- | time clock a | larm flag | | | | | | |
| | | 0 | RTC can | not be read safely | <i>'</i> . | | | | | |
| | | 1 | RTC can | be read safely. | | | | | | |



RTCCTL1, Real-Time Clock Control Register 1

| 7 | 6 | | 5 | 4 | 3 | 2 | 1 | 0 | | |
|---------|----------|---|-------------------------|---|---------------------------------------|--|--|---------------|--|--|
| RTCBCD | RTCHOLD | RT | CMODE | RTCRDY | RT | CSSEL | RTC | TEV | | |
| rw-(0) | rw-(1) | ı | rw-(0) | r-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | | |
| RTCBCD | Bit 7 | (RTCI hours, | MODE = 1) day of wee | only; setting is igr | nored in counter and sets day of i | for real-time clock. mode. Changing thi month and month to | s bit clears secon | ds, minutes, | | |
| | | 0 | Binary/he | exadecimal code s | selected | | | | | |
| | | 1 | BCD Bin | ary coded decima | I (BCD) code se | lected | | | | |
| RTCHOLD | Bit 6 | Real-t | ime clock h | old | | | | | | |
| | | 0 Real-time clock (32-bit counter or calendar mode) is operational. | | | | | | | | |
| | | 1 | (RTCMC | | ndar is stopped | e 32-bit counter is state as well as the prescore. | | | | |
| RTCMODE | Bit 5 | Real-time clock mode | | | | | | | | |
| | | 0 | 32-bit co | unter mode | | | | | | |
| | | 1 | clock/cou week, ar | unter registers. Sw nd year to 0 and s | vitching to calen ets day of month | er and calendar mod dar mode clears sed a and month to 1. Th I RT1PS are also cle | conds, minutes, ho ne real-time clock | ours, day of | | |
| RTCRDY | Bit 4 | Real-t | ime clock re | eady | | | | | | |
| | | 0 | RTC time | e values in transiti | on (calendar mo | ode only) | | | | |
| | | 1 | | e values are safe | | r mode only). This bendar mode only). Ir | | | | |
| RTCSSEL | Bits 3-2 | | | | | ource to the RTC/3: tically set to the out | | alendar mode, | | |
| | | 00 | ACLK | | | | | | | |
| | | 01 | SMCLK | | | | | | | |
| | | 10 | Output fr | om RT1PS | | | | | | |
| | | 11 | Output fr | om RT1PS | | | | | | |
| RTCTEV | Bits 1-0 | Real-t | ime clock ti | me event | | | | | | |
| | | - | RTC | Mode | RTCTEV | Interrupt | Interval | | | |
| | | Count | er mode (R | TCMODE = 0) | 00 | 8-bit overflow | | | | |
| | | | | | 01 | 16-bit overflow | | | | |
| | | | | | 10 | 24-bit overflow | | | | |

| RTC Mode | RTCTEV | Interrupt Interval |
|-----------------------------|--------|-------------------------------|
| Counter mode (RTCMODE = 0) | 00 | 8-bit overflow |
| | 01 | 16-bit overflow |
| | 10 | 24-bit overflow |
| | 11 | 32-bit overflow |
| Calendar mode (RTCMODE = 1) | 00 | Minute changed |
| | 01 | Hour changed |
| | 10 | Every day at midnight (00:00) |
| | 11 | Every day at noon (12:00) |



| Real-Time | Clock | Control 2 | Register | (RTCCTL2) |
|-----------|-------|-----------|----------|-----------|
|-----------|-------|-----------|----------|-----------|

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
|----------|----------|--------------------|---------------------|--------|-------------------|-----------------|---------------|--|--|--|
| RTCCALS | Reserved | | RTCCAL | | | | | | | |
| rw-(0) | r0 | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | | | |
| RTCCALS | Bit 7 | Real-time clock of | alibration sign | | | | | | | |
| | | 0 Frequen | cy adjusted down | | | | | | | |
| | | 1 Frequen | cy adjusted up | | | | | | | |
| Reserved | Bit 6 | Reserved. Alway | s read as 0. | | | | | | | |
| RTCCAL | Bits 5-0 | | alibration. Each La | | proximately +4-pp | m (RTCCALS = 1) |) or a -2-ppm | | | |

Real-Time Clock Control 3 Register (RTCCTL3)

| 7 | 6 | | 5 4 | 3 | 2 | 1 | 0 | |
|----------|--|---------|---------------------------|----------|----|---------|--------|--|
| | | | Reserved | | | RTCCALF | | |
| rO | r0 | r | 0 r0 | r0 | rO | rw-(0) | rw-(0) | |
| Reserved | Bits 7-2 | Reserve | d. Always read as 0. | | | | | |
| RTCCALF | TCCALF Bits 1-0 Real-time clock calibration frequency. Selects frequency output to RTCCLK pin for calibration measurement. The corresponding port must be configured for the peripheral module function. The RTCCLK is not available in counter mode and remains low, and the RTCCALF bits are don't care. | | | | | | | |
| | | 00 | No frequency output to RT | CCLK pin | | | | |
| | | 01 | 512 Hz | | | | | |
| | | 10 | 256 Hz | | | | | |
| | | 11 | 1 Hz | | | | | |

Real-Time Clock Counter 1 Register (RTCNT1) - Counter Mode

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--------|----------|----------------|----------------------|-----------|----|----|----|
| | | | RTC | NT1 | | | |
| rw | rw | rw | rw | rw | rw | rw | rw |
| RTCNT1 | Bits 7-0 | The RTCNT1 reg | ister is the count o | f RTCNT1. | | | |

Real-Time Clock Counter 2 Register (RTCNT2) - Counter Mode

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--------|----------|----------------|----------------------|-----------|----|----|----|
| | | | RTC | NT2 | | | |
| rw | rw | rw | rw | rw | rw | rw | rw |
| RTCNT2 | Bits 7-0 | The RTCNT2 reg | ister is the count o | f RTCNT2. | | | |

Real-Time Clock Counter 3 Register (RTCNT3) - Counter Mode

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
|--------|----|----|----|----|----|----|----|--|--|--|
| RTCNT3 | | | | | | | | | | |
| rw | rw | rw | rw | rw | rw | rw | rw | | | |

RTCNT3 Bits 7-0 The RTCNT3 register is the count of RTCNT3.



| Real-Time Clo | ck Registers | | | | | | www.ti.co |
|---------------|----------------|-------------------|---------------------|---------------|--------------------|------------------|-----------|
| Real-Time Clo | ck Counter 4 F | Register (RTCN | T4) – Counter N | Mode | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | | RTO | NT4 | | | |
| rw | rw | rw | rw | rw | rw | rw | rw |
| RTCNT4 | Bits 7-0 | The RTCNT4 re | gister is the count | of RTCNT4. | | | |
| teal-Time Clo | ck Seconds R | egister (RTCSE | EC) – Calendar I | Mode With He | cadecimal Forma | at | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0 | 0 | | | Second | ls (0 to 59) | | |
| r-0 | r-0 | rw | rw | rw | rw | rw | rw |
| eal-Time Clo | ck Seconds R | egister (RTCSE | EC) – Calendar M | Mode With BC | D Format | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0 | Seco | onds – high digit | (0 to 5) | | Seconds – Io | w digit (0 to 9) | |
| r-0 | rw | rw | rw | rw | rw | rw | rw |
| eal-Time Clo | ck Minutes Re | gister (RTCMIN | I) – Calendar M | ode With Hexa | ndecimal Format | : | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0 | 0 | | | Minute | s (0 to 59) | | |
| r-0 | r-0 | rw | rw | rw | rw | rw | rw |
| 7 | 6 | 5 | I) – Calendar M | ode With BCD | 2 | 1 | 0 |
| 0 | • | utes – high digit | | | | v digit (0 to 9) | |
| r-0 | rw | rw | rw | rw | rw | rw | rw |
| eal-Time Clo | ck Hours Regi | ster (RTCHOU | R) – Calendar M | ode With Hex | adecimal Forma | t | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0 | 0 | 0 | | | Hours (0 to 24) | | |
| r-0 | r-0 | r-0 | rw | rw | rw | rw | rw |
| eal-Time Clo | ck Hours Regi | ster (RTCHOU | R) – Calendar M | ode With BCD | Format | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0 | 0 | Hours - hig | h digit (0 to 2) | | Hours - low | digit (0 to 9) | |
| r-0 | r-0 | rw | rw | rw | rw | rw | rw |
| eal-Time Clo | ck Day of Wee | ek Register (RT | CDOW) – Calen | dar Mode | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0 | 0 | 0 | 0 | 0 | D | ay of week (0 to | 6) |
| r-0 | r-0 | r-0 | r-0 | r-0 | rw | rw | rw |
| eal-Time Clo | ck Day of Mon | th Register (R | ГСDAY) – Calen | dar Mode Witl | n Hexadecimal F | ormat | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0 | 0 | 0 | - | | month (1 to 28, 29 | | |
| r-0 | r-0 | r-0 | rw | rw | rw | rw | rw |
| . • | . • | | | • • • • | • • • | - • • • | • • • • |



| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------------|----------------------|----------------------|--------------------------------------|----------------------------|--------------------------------------|--------------------|-----|
| 0 | 0 | | onth – high digit 0 to 3) | | Day of month – | low digit (0 to 9) | |
| r-0 | r-0 | rw | rw | rw | rw | rw | rw |
| -Time Clo | ck Month Reg | ister (RTCMO | N) – Calendar Mode | With Hexa | decimal Format | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0 | 0 | 0 | 0 | | Month (| 1 to 12) | |
| r-0 | r-0 | r-0 | r-0 | rw | rw | rw | rw |
| -Time Clo | ck Month Reg | ister (RTCMO | N) – Calendar Mode | With BCD | Format | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0 | 0 | 0 | Month – high digit (0 to 3) | | Month – low | digit (0 to 9) | |
| r-0 | r-0 | r-0 | rw | rw | rw | rw | rw |
| -Time Clo | ck Year Low-I | Byte Register | (RTCYEARL) – Cale | endar Mode | With Hexadecim | nal Format | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | | Year – low byte | of 0 to 4095 | | | |
| rw | rw | rw | rw | rw | rw | rw | rw |
| 7 | 6 | 5 | (RTCYEARL) – Cale | 3 | 2 | 1 | 0 |
| rw | rw | de (0 to 9) rw | rw | rw | rw | t digit (0 to 9) | rw |
| I VV | IW | TW | TW | I VV | I VV | I VV | IVV |
| -Time Clo | ck Year High- | Byte Register | (RTCYEARH) – Cal | endar Mode | With Hexadecir | nal Format | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0 | 0 | 0 | 0 | | Year – high by | te of 0 to 4095 | |
| r-0 | r-0 | r-0 | r-0 | rw | rw | rw | rw |
| -Time Clo | ck Year High- | Byte Register | (RTCYEARH) – Cal | endar Mode | With BCD Form | nat | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0 | Cer | ntury – high digi | t (0 to 4) | | Century – lov | digit (0 to 9) | |
| r-0 | rw | rw | rw | rw | rw | rw | rw |
| | ck Minutes Al | arm Register (| (RTCAMIN) – Calen | dar Mode W | ith Hexadecima | l Format | |
| -Time Clo | | | 4 | 3 | 2 | 1 | 0 |
| -Time Cloc | 6 | 5 | 4 | | | | 0 |
| | 6 0 | 5 | 4 | | s (0 to 59) | ' | 0 |
| 7 | | 5 rw | rw | | | rw | rw |
| 7 AE rw-0 | 0 r-0 | rw | | Minute rw | s (0 to 59) rw | rw | |
| 7 AE rw-0 | r-0 ck Minutes Al | rw arm Register (| rw (RTCAMIN) – Calen 4 | Minute rw | s (0 to 59) rw | rw | |
| 7 AE rw-0 | r-0 ck Minutes Al | rw arm Register (| rw (RTCAMIN) – Calen 4 | Minute rw dar Mode W | s (0 to 59) rw /ith BCD Format | rw 1 | rw |



| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|-----|-----|----|----|-----------------|----|----|
| AE | 0 | 0 | | | Hours (0 to 24) | | |
| rw-0 | r-0 | r-0 | rw | rw | rw | rw | rw |

Real-Time Clock Hours Alarm Register (RTCAHOUR) – Calendar Mode With BCD Format

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|-----|-----------------------------|----|----|-------------|----------------|----|
| AE | 0 | Hours – high digit (0 to 2) | | | Hours - low | digit (0 to 9) | |
| rw-0 | r-0 | rw | rw | rw | rw | rw | rw |

Real-Time Clock Day of Week Alarm Register (RTCADOW) - Calendar Mode

| 7 | 6 | 5 | 4 | 3 | 2 | 2 1 0 | | | |
|------|-----|-----|-----|-----|----------------------|-------|----|--|--|
| AE | 0 | 0 | 0 | 0 | Day of week (0 to 6) | | | | |
| rw-0 | r-0 | r-0 | r-0 | r-0 | rw | rw | rw | | |

Real-Time Clock Day of Month Alarm Register (RTCADAY) - Calendar Mode With Hexadecimal Format

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|-----|-----|------------------------------------|----|----|----|----|
| AE | 0 | 0 | Day of month (1 to 28, 29, 30, 31) | | | | |
| rw-0 | r-0 | r-0 | rw | rw | rw | rw | rw |

Real-Time Clock Day of Month Alarm Register (RTCADAY) - Calendar Mode With BCD Format

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|-----|---------------------------------------|----|-----------------------------------|----|----|----|
| AE | 0 | Day of month – high digit (0 to 3) | | Day of month – low digit (0 to 9) | | | |
| rw-0 | r-0 | rw | rw | rw | rw | rw | rw |



Real-Time Clock Prescale Timer 0 Control Register (RTCPS0CTL)

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|-----------|------------|----------------------------------|--------------------|--------------------|--|------------------|-----------------|
| Reserved | RT0SSEL | | RT0PSDIV | | Reserved | Reserved | RT0PSHOLD |
| r0 | rw-0 | rw-0 | rw-0 | rw-0 | r0 | rO | rw-1 |
| | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Reserved | Reserved | Reserved | | RT0IP | | RT0PSIE | RT0PSIFG |
| r0 | rO | r0 | rw-0 | rw-0 | rw-0 | rw-0 | rw-(0) |
| Reserved | Bit 15 | Reserved. Alway | s read as 0. | | | | |
| RT0SSEL | Bit 14 | | hese bits are don | 't care. RT0PS clo | nput source to the ock input is automa | | |
| | | 0 ACLK | | | | | |
| | | 1 SMCLK | | | | | |
| RT0PSDIV | Bits 13-11 | calendar mode, t | hese bits are don | | divide ratio of the and RT1PS. RT0F 128. | | |
| | | 000 /2 | | | | | |
| | | 001 /4 | | | | | |
| | | 010 /8 | | | | | |
| | | 011 /16 | | | | | |
| | | 100 /32 | | | | | |
| | | 101 /64 | | | | | |
| | | 110 /128 | | | | | |
| | | 111 /256 | | | | | |
| Reserved | Bits 10-9 | Reserved. Alway | s read as 0. | | | | |
| RT0PSHOLD | Bit 8 | Prescale timer 0 RTCHOLD bit. | hold. In real-time | clock calendar mo | ode, this bit is don' | t care. RT0PS is | stopped via the |
| | | | s operational. | | | | |
| | | 1 RT0PS i | s held. | | | | |
| Reserved | Bits 7-5 | Reserved. Alway | | | | | |
| RT0IP | Bits 4-2 | Prescale timer 0 | interrupt interval | | | | |
| | | 000 /2 | | | | | |
| | | 001 /4 | | | | | |
| | | 010 /8 | | | | | |
| | | 011 /16 | | | | | |
| | | 100 /32 | | | | | |
| | | 101 /64 | | | | | |
| | | 110 /128 | | | | | |
| DT0D015 | D': 4 | 111 /256 | | | | | |
| RT0PSIE | Bit 1 | Prescale timer 0 | | | | | |
| | | | not enabled | | | | |
| DTODELEC | Dit O | 1 Interrupt | | | | | |
| RT0PSIFG | Bit 0 | Prescale timer 0 No time | event occurred. | | | | |
| | | | | | | | |
| | | 1 Time eve | ent occurred. | | | | |



| Real-Time | Clock Prescale | Timer 1 | Control Register | (RTCPS1CTL) |
|-------------|----------------|------------|-------------------------|-------------|
| near-illile | CIUCK FIESCAIE | i iiiiei i | Control register | (NICESICIL) |

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|-----------|------------|-------------------------------|--------------------|-------------------|--|------------------|-----------------|
| RT1S | SSEL | | RT1PSDIV | | Reserved | Reserved | RT1PSHOLD |
| rw-0 | rw-0 | rw-0 | rw-0 | rw-0 | rO | r0 | rw-1 |
| | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Reserved | Reserved | Reserved | | RT1IP | | RT1PSIE | RT1PSIFG |
| r0 | r0 | rO | rw-0 | rw-0 | rw-0 | rw-0 | rw-(0) |
| RT1SSEL | Bits 15-14 | | | | nput source to the clock input is auton | | |
| | | 00 ACLK | | | | | |
| | | 01 SMCLK | | | | | |
| | | 10 Output | rom RT0PS | | | | |
| | | 11 Output | rom RT0PS | | | | |
| RT1PSDIV | Bits 13-11 | calendar mode, | these bits are dor | | divide ratio of the and RT1PS. RT0F 128. | | |
| | | 000 /2 | | | | | |
| | | 001 /4 | | | | | |
| | | 010 /8 | | | | | |
| | | 011 /16 | | | | | |
| | | 100 /32 | | | | | |
| | | 101 /64 | | | | | |
| | | 110 /128 | | | | | |
| | | 111 /256 | | | | | |
| Reserved | Bits 10-9 | Reserved. Alway | ys read as 0. | | | | |
| RT1PSHOLD | Bit 8 | Prescale timer 1 RTCHOLD bit. | hold. In real-time | clock calendar mo | ode, this bit is don' | t care. RT1PS is | stopped via the |
| | | 0 RT1PS | is operational. | | | | |
| | | 1 RT1PS | is held. | | | | |
| Reserved | Bits 7-5 | Reserved. Alway | ys read as 0. | | | | |
| RT1IP | Bits 4-2 | Prescale timer 1 | interrupt interval | | | | |
| | | 000 /2 | | | | | |
| | | 001 /4 | | | | | |
| | | 010 /8 | | | | | |
| | | 011 /16 | | | | | |
| | | 100 /32 | | | | | |
| | | 101 /64 | | | | | |
| | | 110 /128 | | | | | |
| | | 111 /256 | | | | | |
| RT1PSIE | Bit 1 | Prescale timer 1 | interrupt enable | | | | |
| | | 0 Interrup | t not enabled | | | | |
| | | 1 Interrup | t enabled | | | | |
| RT1PSIFG | Bit 0 | Prescale timer 1 | interrupt flag | | | | |
| | | 0 No time | event occurred. | | | | |
| | | 1 Time ev | ent occurred. | | | | |



| Real-Time Clock Prescale Timer 0 Counter Register (RT0PS) | Real-Time Clock | Prescale Timer | 0 Counter R | egister (RT0PS) |
|---|-----------------|-----------------------|-------------|-----------------|
|---|-----------------|-----------------------|-------------|-----------------|

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|-----|----|----|----|----|
| | | | RT0 | PS | | | |
| rw | rw | rw | rw | rw | rw | rw | rw |

RT0PS Bits 7-0 Prescale timer 0 counter value

Real-Time Clock Prescale Timer 1 Counter Register (RT1PS)

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|-----|----|----|----|----|
| | | | RT1 | PS | | | |
| rw | rw | rw | rw | rw | rw | rw | rw |

RT1PS Bits 7-0 Prescale timer 1 counter value

Real-Time Clock Interrupt Vector Register (RTCIV)

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|----|----|----|-------|-------|-------|-------|----|
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| r0 | r0 | r0 | r0 | r0 | r0 | r0 | r0 |
| | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0 | 0 | | | RT | CIV | | 0 |
| r0 | r0 | r0 | r-(0) | r-(0) | r-(0) | r-(0) | r0 |

RTCIV Bits 15-0 Real-time clock interrupt vector value

| RTCIV Contents | Interrupt Source | Interrupt Flag | Interrupt Priority |
|-------------------|----------------------|----------------|-----------------------|
| 00h | No interrupt pending | | |
| 02h | RTC ready | RTCRDYIFG | Highest |
| 04h | RTC interval timer | RTCTEVIFG | |
| 06h | RTC user alarm | RTCAIFG | |
| 08h | RTC prescaler 0 | RT0PSIFG | |
| 0Ah | RTC prescaler 1 | RT1PSIFG | |
| 0Ch | Reserved | | |
| 0Eh | Reserved | | |
| 10h | Reserved | | Lowest |





The REF module is a general purpose reference system that is used to generate voltage references required for other subsystems available on a given device such as digital-to-analog converters, analog-to-digital converters, comparators, etc. This chapter describes the REF module.

15.1 REF Introduction

The reference module (REF) is responsible for generation of all critical reference voltages that can be used by various analog peripherals in a given device. These include, but are not necessarily limited to, the ADC12_A, DAC12_A, LCD_B, and COMP_B modules dependent upon the particular device. The heart of the reference system is the bandgap from which all other references are derived by unity or non-inverting gain stages. The REFGEN sub-system consists of the bandgap, the bandgap bias, and the non-inverting buffer stage which generates the three primary voltage reference available in the system, namely 1.5 V, 2.0 V, and 2.5 V. In addition, when enabled, a buffered bandgap voltage is also available.

Features of the REF include:

- · Centralized, factory trimmed bandgap with excellent PSRR, temperature coefficient, and accuracy
- 1.5-V, 2.0-V, or 2.5-V user selectable internal references
- Buffered bandgap voltage available to rest of system
- Power saving features
- Backward compatibility to existing reference system

The block diagram of the REF module is shown in Figure 15-1.



REF Introduction www.ti.com




Figure 15-1. REF Block Diagram

416



www.ti.com Principle of Operation

15.2 Principle of Operation

The REF module provides all the necessary voltage references to be used by various peripheral modules throughout the system. These may include, but are not limited to, devices that contain an ADC12_A, DAC12_A, LCD_B, or COMP_B.

The REFGEN subsystem contains a high-performance bandgap. This bandgap has very good accuracy (factory trimmed), low temperature coefficient, and high PSRR while operating at low power. The bandgap voltage is used to generate three voltages via a non-inverting amplifier stage, namely 1.5 V, 2.0 V, and 2.5 V. One voltage can be selected at a time. One output of the REFGEN subsystem is the variable reference line. The variable reference line provides either 1.5 V, 2.0 V, or 2.5 V to the rest of the system. A second output of the REFGEN subsystem provides a buffered bandgap reference line that can also be used by modules throughout the system. Additionally, the REFGEN subsystem also includes the temperature sensor circuitry since this is derived from the bandgap. The temperature sensor is used by an ADC to measure a voltage proportional to temperature.

15.2.1 Low-Power Operation

The REF module is capable of supporting low-power applications such as LCD generation. Many of these applications do not require a very accurate reference, compared to data conversion, yet power is of prime concern. To support these kinds of applications, the bandgap is capable of being used in a sampled mode. In sampled mode, the bandgap circuitry is clocked via the VLO at an appropriate duty cycle. This reduces the average power of the bandgap circuitry significantly, at the cost of accuracy. When not in sampled mode, the bandgap is in static mode. Its power is at its highest, but so is its accuracy.

Modules automatically can request static mode or sampled mode via their own individual request lines. In this way, the particular module determines what mode is appropriate for its proper operation and performance. Any one active module that requests static mode will cause all other modules to use static mode, regardless if another module is requesting sampled mode. In other words, static mode always has higher priority over sampled mode.

15.2.2 REFCTL

The REFCTL registers provide a way to control the reference system from one centralized set of registers. By default, REFCTL is used as the primary control of the reference system. On legacy devices, the ADC12_A provided the control bits necessary to configure the reference system, namely ADC12REFON, ADC12REF2_5, ADC12TCOFF, ADC12REFOUT, ADC12SR, and ADC12REFBURST. The ADC12SR and ADC12REFBURST bits are very specific to the ADC12 operation and therefore are not included in REFCTL. All legacy control bits can still be used to configure the reference system allowing for backward compatibility by clearing REFMSTR. In this case, the REFCTL register bits are a 'do not care'.

Setting the reference master bit (REFMSTR = 1), allows the reference system to be controlled via the REFCTL register. This is the default setting. In this mode, the legacy control bits ADC12REFON, ADC12REF2_5, ADC12TCOFF, and ADC12REFOUT are do not care. The ADC12SR and ADC12REFBURST are still controlled via the ADC12_A since these are very specific to the ADC12_A module. If REFMSTR set is cleared, all settings in the REFCTL are do not care and the reference system is controlled completely by the legacy control bits inside the ADC12_A module. Table Table 15-1summarizes the REFCTL bits and their effect on the REF module.



Principle of Operation www.ti.com

Table 15-1. REF Control of Reference System (REFMSTR = 1) (Default)

| REF Register Setting | Function |
|----------------------|--|
| REFON | Setting this bit enables the REFGEN subsystem which includes the bandgap, the bandgap bias circuitry, and the 1.5-V/2.0-V/2.5-V buffer. Setting this bit will cause the REFGEN subsystem to remain enabled regardless if any module has requested it. Clearing this bit will disable the REFGEN subsystem only when there are no pending requests for REFGEN from all modules. |
| REFVSEL | Selects 1.5 V, 2.0 V, or 2.5 V to be present on the variable reference line when REFON = 1 or REFGEN is requested by any module. |
| REFOUT | Setting this bits enables the variable reference line voltage to be present external to the device via a buffer (external reference buffer). |
| REFTCOFF | Setting this bit disables the temperature sensor (when available) to conserve power. |

Table 15-2 summarizes the ADC12 A control bits and their effect on the REF module. Please see the ADC12_A module description for further details.

Note: Although the REF module supports using the ADC12 A bits as control for the reference system, it is recommended that the usage of the new REFCTL register be used and older code migrated to this methodology. This allows the logical partitioning of the reference system to be separate from the ADC12_A system and forms a more natural partitioning for future products.

Table 15-2. Table 2. ADC Control of Reference System (REFMSTR = 0)

| ADC12_A Register Setting | Function |
|--------------------------|--|
| ADC12REFON | Setting this bit enables the REFGEN subsystem which includes the bandgap, the bandgap bias circuitry, and the 1.5-V/2.0-V/2.5-V buffer. Setting this bit will cause the REFGEN subsystem to remain enabled regardless if any module has requested it. Clearing this bit will disable the REFGEN subsystem only when there are no pending requests for REFGEN from all modules. |
| ADC12REF2_5 | Setting this bits causes 2.5 V to be present on the variable reference line when ADC12REFON = 1. Clearing this bit causes 1.5 V to be present on the variable reference line when ADC12REFON = 1. |
| ADC12REFOUT | Setting this bits enables the variable reference line voltage to be present external to the device via a buffer (external reference buffer). |
| ADC12TCOFF | Setting this bit disables the temperature sensor to conserve power. |

As stated previously, the ADC12REFBURST does have an effect on the reference system and can be controlled via the ADC12_A. This bit is in effect regardless if REFCTL or the ADC12_A is controlling the reference system. Setting ADC12REFBURST = 1 enables burst mode when REFON = 1 and REFMSTR = 1 or when ADC12REFON = 1 and REFMSTR = 0. In burst mode, the internal buffer (ADC12REFOUT = 0) or the external buffer (ADC12REFOUT = 1) is enabled only during a conversion and disabled automatically to conserve power.

The legacy ADC12_A bit ADC12REF2_5 only allows for selecting either 1.5 V or 2.5 V. To select 2.0 V, the REFVSEL control bits must be used (REFMSTR = 1).

15.2.3 Reference System Requests

There are three basic reference system requests that are used by the reference system. Each module can utilize these requests to obtain the proper response from the reference system. The three basic requests are REFGENREQ, REFBGREQ, and REFMODEREQ. No interaction is required by the user code. The modules select the proper requests automatically.

A reference request signal, REFGENREQ, is available as an input into the REFGEN subsystem. This signal represents a logical OR of individual requests coming from the various modules in the system that

418



www.ti.com Principle of Operation

require a voltage reference to be available on the variable reference line. When a module requires a voltage reference, it asserts its corresponding REGFENREQ signal. Once the REFGENREQ is asserted, the REFGEN subsystem will be enabled. After the specified settling time, the variable reference line voltage will be stable and ready for use. The REFVSEL settings determine which voltage will be generated on the variable reference line.

In addition to the REFGENREQ, a second reference request signal, REFBGREQ is available. The REFBGREQ signal represents a logical OR of requests coming from the various modules that require the bandgap reference line. Once the REFBGREQ is asserted, the bandgap, along with its bias circuitry and local buffer, will be enabled if it is not already enabled by a prior request.

The REFMODEREQ request signal is available that configures the bandgap and its bias circuitry to operate in a sampled or static mode of operation. The REFMODEREQ signal basically represents a logical AND of individual requests coming from the various analog modules. In reality, a REFMODEREQ occurs only if a module's REFGENREQ or REFBGQ is also asserted, otherwise it is a do not care. When REFMODEREQ = 1, the bandgap operates in sampled mode. When a module asserts its corresponding REFMODEREQ signal, it is requesting that the bandgap operate in sampled mode. Since REMODEREQ is a logical AND of all individual requests, any modules requesting static mode will cause the bandgap to operate in static mode. The BGMODE bit can be used as an indicator of static or sampled mode of operation.

REFBGACT, REFGENACT, REFGENBUSY

Any module that is using the variable reference line will cause REFGENACT to be set inside the REFCTL register. This bit is read only and indicates to the user that the REFGEN is active or off. Similarly, the REFBGACT is active any time one or more modules is actively utilizing the bandgap reference line and indicates to the user that the REFBG is active or off.

The REFGENBUSY signal, when asserted, indicates that a module is using the reference and cannot have any of it settings changed. For example, during an active ADC12_A conversion, the reference voltage level should not be changed. REFGENBUSY is asserted when there is an active ADC12_A conversion (ENC = 1) or when the DAC12_A is actively converting (DAC12AMPx > 1 and DAC12SREFx = 0). REFGENBUSY when asserted, write protects the REFCTL register. This prevents the reference from being disabled or its level changed during any active conversion. Please note that there is no such protection for the DAC12_A if the ADC12_A legacy control bits are used for the reference control. If the user changes the ADC12_A settings and the DAC12_A is using the reference, the DAC12_A conversion will be effected.

ADC12 A

For devices that contain an ADC12_A module, the ADC12_A module contains two local buffers. The larger buffer can be used to drive the reference voltage, present on the variable reference line, external to the device. This buffer has larger power consumption due to a selectable burst mode, as well as, its need to drive larger DC loads that may be present outside the device. The large buffer is enabled continuously when REFON = 1, REFOUT =1, and ADC12REFBURST = 0. When ADC12REFBURST = 1, the buffer is enabled only during an ADC conversion, shutting down automatically upon completion of a conversion to save power. In addition, when REFON = 1 and REFOUT = 1, the second smaller buffer is automatically disabled. In this case, the output of the large buffer is connected to the capacitor array via an internal analog switch. This ensures the same reference is used throughout the system. If REFON = 1 and REFOUT = 0, the internal buffer is used for ADC conversion and the large buffer remains disabled. The small internal buffer can operate in burst mode as well by setting ADC12REFBURST = 1

DAC12 A

Some devices may contain a DAC12_A module. The DAC12_A can use the 1.5 V, 2.0 V, or 2.5 V from the variable reference line for its reference. The DAC12_A can request its reference directly by the settings within the DAC12_A module itself. Basically, if the DAC is enabled and the internal reference is selected, it will request it from the REF module. In addition, as before, setting REFON = 1 (REFMSTR = 1) or ADC12REFON = 1 (REFMSTR = 0) can enable the variable reference line independent of the DAC12_A control bits.



Principle of Operation www.ti.com

The REGEN subsystem will provide divided versions of the variable reference line for usage in the DAC12_A module. The DAC12_A module requires either /2 or /3 of the variable reference. The selection of these depends on the control bits inside the DAC12_A module (DAC12IR, DAC12OG) and is handled automatically by the REF module.

When the DAC12_A selects AVcc or VeREF+ as its reference, the DAC12_A has its own /2 and /3 resistor string available that scales the input reference appropriately based on the DAC12IR and DAC12OG settings.

LCD_B

Devices that contain an LCD will utilize the LCD_B module. The LCD_B module requires a reference to generate the proper LCD voltages. The bandgap reference line from the REFGEN sub-system is used for this purpose. The LCD is enabled when LCDON = 1 of the LCD_B module. This causes a REFBGREQ from the LCD module to be asserted. The buffered bandgap will be made available on the bandgap reference line for usage inside the LCD_B module.

420



www.ti.com REF Registers

15.3 REF Registers

The REF registers are listed in Table 15-3. The base address can be found in the device specific datasheet. The address offset is listed in Table 15-3.

Note:

All registers have word or byte register access. For a generic register *ANYREG*, the suffix "_L" (*ANYREG_L*) refers to the lower byte of the register (bits 0 through 7). The suffix "_H" (*ANYREG_H*) refers to the upper byte of the register (bits 8 through 15).

Table 15-3. REF Registers

| Register | Short Form | Register Type | Access | Address Offset | Initial State |
|----------|------------|---------------|--------|-------------------|---------------|
| REFCTL0 | REFCTL0 | Read/write | Word | 00h | 0080h |
| | REFCTL0_L | Read/write | Byte | 00h | 80h |
| | REFCTL0_H | Read/write | Byte | 01h | 00h |



REF Registers www.ti.com

REFCTL0, REF Control Register 0

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|----------|----------|----------|----------|----------|------------|----------|-----------|
| Reserved | Reserved | Reserved | Reserved | BGMODE | REFGENBUSY | REFBGACT | REFGENACT |
| rO | rO | rO | r0 r-(0) | | r-(0) | r-(0) | r-(0) |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| REFMSTR | Reserved | REF | VSEL | REFTCOFF | Reserved | REFOUT | REFON |
| rw-(1) | rO | rw-(0) | rw-(0) | rw-(0) | r0 | rw-(0) | rw-(0) |

Modifiable only when REFGENBUSY = 0

| | Wodinable offi | y WIICII | NEI GENEGOT - 0 | | |
|------------|----------------|----------|--|--|--|
| Reserved | Bits 15-12 | Rese | ved. Always reads back 0. | | |
| BGMODE | Bit 11 | Band | gap mode. Read only. | | |
| | | 0 | Static mode. | | |
| | | 1 | Sampled mode. | | |
| REFGENBUSY | Bit 10 | Refer | ence generator busy. Read only. | | |
| | | 0 | Reference generator not busy. | | |
| | | 1 | Reference generator busy. | | |
| REFBGACT | Bit 9 | Refer | ence bandgap active. Read only. | | |
| | | 0 | Reference bandgap buffer not active. | | |
| | | 1 | Reference bandgap buffer active. | | |
| REFGENACT | Bit 8 | Refer | ence generator active. Read only. | | |
| | | 0 | Reference generator not active. | | |
| | | 1 | Reference generator active. | | |
| REFMSTR | Bit 7 | REF r | master control | | |
| | | 0 | Reference system controlled by legacy control bits inside the ADC12_A module when available. | | |
| | | 1 | Reference system controlled by REFCTL register. Common settings inside the ADC12_A module (if exists) are do not care. | | |
| Reserved | Bit 6 | Rese | Reserved. Always reads back 0. | | |
| REFVSEL | Bits 5-4 | Refer | Reference voltage level select | | |
| | | 0 0 | 1.5 V available when reference requested or REFON = 1 | | |
| | | 0 1 | 2.0 V available when reference requested or REFON = 1 | | |
| | | 1 x | 2.5 V available when reference requested or REFON = 1 | | |
| REFTCOFF | Bit 3 | Temp | erature sensor disabled | | |
| | | 0 | Temperature sensor enabled. | | |
| | | 1 | Temperature sensor disabled to save power. | | |
| Reserved | Bit 2 | Rese | rved. Always reads back 0. | | |
| REFOUT | Bit 1 | Refer | ence output buffer | | |
| | | 0 | Reference output not available externally. | | |
| | | 1 | Reference output available externally. If ADC12REFBURST = 0, or DAC12_A is enabled, output is available continuously. If ADC12REFBURST = 1, output is available only during an ADC12_A conversion. | | |
| REFON | Bit 0 | Refer | ence enable | | |
| | | 0 | Disables reference if no other reference requests are pending. | | |
| | | 1 | Enables reference. | | |



Universal Serial Communication Interface - UART Mode

The universal serial communication interface (USCI) supports multiple serial communication modes with one hardware module. This chapter discusses the operation of the asynchronous UART mode.

| Topic | | Page |
|-------|--|------|
| | | |
| 16.1 | Universal Serial Communication Interface (USCI) Overview | 424 |
| 16.2 | USCI Introduction – UART Mode | 425 |
| 16.3 | USCI Operation – UART Mode | 427 |
| 16.4 | USCI Registers – UART Mode | 443 |
| | | |



16.1 Universal Serial Communication Interface (USCI) Overview

The USCI modules support multiple serial communication modes. Different USCI modules support different modes. Each different USCI module is named with a different letter. For example, USCI_A is different from USCI_B, etc. If more than one identical USCI module is implemented on one device, those modules are named with incrementing numbers. For example, if one device has two USCI_A modules, they are named USCI_A0 and USCI_A1. See the device-specific data sheet to determine which USCI modules, if any, are implemented on which devices.

USCI_Ax modules support:

- UART mode
- Pulse shaping for IrDA communications
- · Automatic baud-rate detection for LIN communications
- SPI mode

USCI_Bx modules support:

- I²C mode
- SPI mode



16.2 USCI Introduction – UART Mode

In asynchronous mode, the USCI_Ax modules connect the device to an external system via two external pins, UCAxRXD and UCAxTXD. UART mode is selected when the UCSYNC bit is cleared.

UART mode features include:

- 7- or 8-bit data with odd, even, or non-parity
- Independent transmit and receive shift registers
- · Separate transmit and receive buffer registers
- LSB-first or MSB-first data transmit and receive
- · Built-in idle-line and address-bit communication protocols for multiprocessor systems
- Receiver start-edge detection for auto wake up from LPMx modes
- Programmable baud rate with modulation for fractional baud-rate support
- Status flags for error detection and suppression
- · Status flags for address detection
- Independent interrupt capability for receive and transmit

Figure 16-1 shows the USCI_Ax when configured for UART mode.




Figure 16-1. USCI_Ax Block Diagram - UART Mode (UCSYNC = 0)



16.3 USCI Operation – UART Mode

In UART mode, the USCI transmits and receives characters at a bit rate asynchronous to another device. Timing for each character is based on the selected baud rate of the USCI. The transmit and receive functions use the same baud-rate frequency.

16.3.1 USCI Initialization and Reset

The USCI is reset by a PUC or by setting the UCSWRST bit. After a PUC, the UCSWRST bit is automatically set, keeping the USCI in a reset condition. When set, the UCSWRST bit resets the UCRXIE, UCTXIE, UCRXIFG, UCRXERR, UCBRK, UCPE, UCOE, UCFE, UCSTOE, and UCBTOE bits, and sets the UCTXIFG bit. Clearing UCSWRST releases the USCI for operation.

Note: Initializing or reconfiguring the USCI module

The recommended USCI initialization/reconfiguration process is:

- 1. Set UCSWRST (BIS.B #UCSWRST, &UCAxCTL1).
- 2. Initialize all USCI registers with UCSWRST = 1 (including UCAxCTL1).
- 3. Configure ports.
- 4. Clear UCSWRST via software (BIC.B #UCSWRST, &UCAxCTL1).
- 5. Enable interrupts (optional) via UCRXIE and/or UCTXIE.

16.3.2 Character Format

The UART character format (see Figure 16-2) consists of a start bit, seven or eight data bits, an even/odd/no parity bit, an address bit (address-bit mode), and one or two stop bits. The UCMSB bit controls the direction of the transfer and selects LSB or MSB first. LSB first is typically required for UART communication.




Figure 16-2. Character Format

16.3.3 Asynchronous Communication Format

When two devices communicate asynchronously, no multiprocessor format is required for the protocol. When three or more devices communicate, the USCI supports the idle-line and address-bit multiprocessor communication formats.

Idle-Line Multiprocessor Format

When UCMODEx = 01, the idle-line multiprocessor format is selected. Blocks of data are separated by an idle time on the transmit or receive lines (see Figure 16-3). An idle receive line is detected when ten or more continuous ones (marks) are received after the one or two stop bits of a character. The baud-rate generator is switched off after reception of an idle line until the next start edge is detected. When an idle line is detected, the UCIDLE bit is set.

The first character received after an idle period is an address character. The UCIDLE bit is used as an address tag for each block of characters. In idle-line multiprocessor format, this bit is set when a received character is an address.






Figure 16-3. Idle-Line Format

The UCDORM bit is used to control data reception in the idle-line multiprocessor format. When UCDORM = 1, all non-address characters are assembled but not transferred into the UCAxRXBUF, and interrupts are not generated. When an address character is received, the character is transferred into UCAxRXBUF, UCRXIFG is set, and any applicable error flag is set when UCRXEIE = 1. When UCRXEIE = 0 and an address character is received but has a framing error or parity error, the character is not transferred into UCAxRXBUF and UCRXIFG is not set.

If an address is received, user software can validate the address and must reset UCDORM to continue receiving data. If UCDORM remains set, only address characters are received. When UCDORM is cleared during the reception of a character, the receive interrupt flag is set after the reception completed. The UCDORM bit is not modified by the USCI hardware automatically.

For address transmission in idle-line multiprocessor format, a precise idle period can be generated by the USCI to generate address character identifiers on UCAxTXD. The double-buffered UCTXADDR flag indicates if the next character loaded into UCAxTXBUF is preceded by an idle line of 11 bits. UCTXADDR is automatically cleared when the start bit is generated.

Transmitting an Idle Frame

The following procedure sends out an idle frame to indicate an address character followed by associated data:

- 1. Set UCTXADDR, then write the address character to UCAxTXBUF. UCAxTXBUF must be ready for new data (UCTXIFG = 1).
 - This generates an idle period of exactly 11 bits followed by the address character. UCTXADDR is reset automatically when the address character is transferred from UCAxTXBUF into the shift register.
- 2. Write desired data characters to UCAxTXBUF. UCAxTXBUF must be ready for new data (UCTXIFG = 1).

The data written to UCAxTXBUF is transferred to the shift register and transmitted as soon as the shift register is ready for new data.

The idle-line time must not be exceeded between address and data transmission or between data transmissions. Otherwise, the transmitted data is misinterpreted as an address.



Address-Bit Multiprocessor Format

When UCMODEx = 10, the address-bit multiprocessor format is selected. Each processed character contains an extra bit used as an address indicator (see Figure 16-4). The first character in a block of characters carries a set address bit that indicates that the character is an address. The USCI UCADDR bit is set when a received character has its address bit set and is transferred to UCAxRXBUF.

The UCDORM bit is used to control data reception in the address-bit multiprocessor format. When UCDORM is set, data characters with address bit = 0 are assembled by the receiver but are not transferred to UCAxRXBUF and no interrupts are generated. When a character containing a set address bit is received, the character is transferred into UCAxRXBUF, UCRXIFG is set, and any applicable error flag is set when UCRXEIE = 1. When UCRXEIE = 0 and a character containing a set address bit is received but has a framing error or parity error, the character is not transferred into UCAxRXBUF and UCRXIFG is not set.

If an address is received, user software can validate the address and must reset UCDORM to continue receiving data. If UCDORM remains set, only address characters with address bit = 1 are received. The UCDORM bit is not modified by the USCI hardware automatically.

When UCDORM = 0, all received characters set the receive interrupt flag UCRXIFG. If UCDORM is cleared during the reception of a character, the receive interrupt flag is set after the reception is completed.

For address transmission in address-bit multiprocessor mode, the address bit of a character is controlled by the UCTXADDR bit. The value of the UCTXADDR bit is loaded into the address bit of the character transferred from UCAxTXBUF to the transmit shift register. UCTXADDR is automatically cleared when the start bit is generated.




Figure 16-4. Address-Bit Multiprocessor Format

Break Reception and Generation

When UCMODEx = 00, 01, or 10, the receiver detects a break when all data, parity, and stop bits are low, regardless of the parity, address mode, or other character settings. When a break is detected, the UCBRK bit is set. If the break interrupt enable bit (UCBRKIE) is set, the receive interrupt flag UCRXIFG is also set. In this case, the value in UCAxRXBUF is 0h, because all data bits were zero.

To transmit a break, set the UCTXBRK bit, then write 0h to UCAxTXBUF. UCAxTXBUF must be ready for new data (UCTXIFG = 1). This generates a break with all bits low. UCTXBRK is automatically cleared when the start bit is generated.



16.3.4 Automatic Baud-Rate Detection

When UCMODEx = 11, UART mode with automatic baud-rate detection is selected. For automatic baud-rate detection, a data frame is preceded by a synchronization sequence that consists of a break and a synch field. A break is detected when 11 or more continuous zeros (spaces) are received. If the length of the break exceeds 21 bit times the break timeout error flag UCBTOE is set. The USCI can not transmit data while receiving the break/sync field. The synch field follows the break as shown in Figure 16-5.




Figure 16-5. Auto Baud-Rate Detection – Break/Synch Sequence

For LIN conformance, the character format should be set to eight data bits, LSB first, no parity, and one stop bit. No address bit is available.

The synch field consists of the data 055h inside a byte field (see Figure 16-6). The synchronization is based on the time measurement between the first falling edge and the last falling edge of the pattern. The transmit baud-rate generator is used for the measurement if automatic baud-rate detection is enabled by setting UCABDEN. Otherwise, the pattern is received but not measured. The result of the measurement is transferred into the baud-rate control registers (UCAxBR0, UCAxBR1, and UCAxMCTL). If the length of the synch field exceeds the measurable time, the synch timeout error flag UCSTOE is set.




Figure 16-6. Auto Baud-Rate Detection - Synch Field

The UCDORM bit is used to control data reception in this mode. When UCDORM is set, all characters are received but not transferred into the UCAxRXBUF, and interrupts are not generated. When a break/synch field is detected, the UCBRK flag is set. The character following the break/synch field is transferred into UCAxRXBUF and the UCRXIFG interrupt flag is set. Any applicable error flag is also set. If the UCBRKIE bit is set, reception of the break/synch sets the UCRXIFG. The UCBRK bit is reset by user software or by reading the receive buffer UCAxRXBUF.

When a break/synch field is received, user software must reset UCDORM to continue receiving data. If UCDORM remains set, only the character after the next reception of a break/synch field is received. The UCDORM bit is not modified by the USCI hardware automatically.

When UCDORM = 0, all received characters set the receive interrupt flag UCRXIFG. If UCDORM is cleared during the reception of a character, the receive interrupt flag is set after the reception is complete.

The counter used to detect the baud rate is limited to 07FFFh (32767) counts. This means the minimum baud rate detectable is 488 baud in oversampling mode and 30 baud in low-frequency mode.

The automatic baud-rate detection mode can be used in a full-duplex communication system with some restrictions. The USCI can not transmit data while receiving the break/sync field and, if a 0h byte with framing error is received, any data transmitted during this time gets corrupted. The latter case can be discovered by checking the received data and the UCFE bit.



Transmitting a Break/Synch Field

The following procedure transmits a break/synch field:

- 1. Set UCTXBRK with UMODEx = 11.
- 2. Write 055h to UCAxTXBUF. UCAxTXBUF must be ready for new data (UCTXIFG = 1). This generates a break field of 13 bits followed by a break delimiter and the synch character. The length of the break delimiter is controlled with the UCDELIMx bits. UCTXBRK is reset automatically when the synch character is transferred from UCAxTXBUF into the shift register.
- Write desired data characters to UCAxTXBUF. UCAxTXBUF must be ready for new data (UCTXIFG = 1).

The data written to UCAxTXBUF is transferred to the shift register and transmitted as soon as the shift register is ready for new data.

16.3.5 IrDA Encoding and Decoding

When UCIREN is set, the IrDA encoder and decoder are enabled and provide hardware bit shaping for IrDA communication.

IrDA Encoding

The encoder sends a pulse for every zero bit in the transmit bit stream coming from the UART (see Figure 16-7). The pulse duration is defined by UCIRTXPLx bits specifying the number of one-half clock periods of the clock selected by UCIRTXCLK.




Figure 16-7. UART vs IrDA Data Format

To set the pulse time of 3/16 bit period required by the IrDA standard, the BITCLK16 clock is selected with UCIRTXCLK = 1, and the pulse length is set to six one-half clock cycles with UCIRTXPLx = 6 - 1 = 5.

When UCIRTXCLK = 0, the pulse length t_{PULSE} is based on BRCLK and is calculated as:

UCIRTXPLx =
$$t_{PULSE} \times 2 \times f_{BRCLK} - 1$$

When UCIRTXCLK = 0 ,the prescaler UCBRx must to be set to a value greater or equal to 5.

IrDA Decoding

The decoder detects high pulses when UCIRRXPL = 0. Otherwise, it detects low pulses. In addition to the analog deglitch filter, an additional programmable digital filter stage can be enabled by setting UCIRRXFE. When UCIRRXFE is set, only pulses longer than the programmed filter length are passed. Shorter pulses are discarded. The equation to program the filter length UCIRRXFLx is:

UCIRRXFLx =
$$(t_{PULSE} - t_{WAKE}) \times 2 \times f_{BRCLK} - 4$$

Where:

t_{PULSE} = Minimum receive pulse width

t_{WAKE} = Wake time from any low-power mode. Zero when the device is in active mode.



16.3.6 Automatic Error Detection

Glitch suppression prevents the USCI from being accidentally started. Any pulse on UCAxRXD shorter than the deglitch time t_t (approximately 150 ns) is ignored (see the device-specific data sheet for parameters).

When a low period on UCAxRXD exceeds t_t, a majority vote is taken for the start bit. If the majority vote fails to detect a valid start bit, the USCI halts character reception and waits for the next low period on UCAxRXD. The majority vote is also used for each bit in a character to prevent bit errors.

The USCI module automatically detects framing errors, parity errors, overrun errors, and break conditions when receiving characters. The bits UCFE, UCPE, UCOE, and UCBRK are set when their respective condition is detected. When the error flags UCFE, UCPE, or UCOE are set, UCRXERR is also set. The error conditions are described in Table 16-1.

Table 16-1. Receive Error Conditions

| Error Condition | Error Flag | Description |
|------------------------|------------|---|
| Framing error | UCFE | A framing error occurs when a low stop bit is detected. When two stop bits are used, both stop bits are checked for framing error. When a framing error is detected, the UCFE bit is set. |
| Parity error | UCPE | A parity error is a mismatch between the number of 1s in a character and the value of the parity bit. When an address bit is included in the character, it is included in the parity calculation. When a parity error is detected, the UCPE bit is set. |
| Receive overrun | UCOE | An overrun error occurs when a character is loaded into UCAxRXBUF before the prior character has been read. When an overrun occurs, the UCOE bit is set. |
| Break condition | UCBRK | When not using automatic baud-rate detection, a break is detected when all data, parity, and stop bits are low. When a break condition is detected, the UCBRK bit is set. A break condition can also set the interrupt flag UCRXIFG if the break interrupt enable UCBRKIE bit is set. |

When UCRXEIE = 0 and a framing error or parity error is detected, no character is received into UCAxRXBUF. When UCRXEIE = 1, characters are received into UCAxRXBUF and any applicable error bit is set.

When any of the UCFE, UCPE, UCOE, UCBRK, or UCRXERR bit is set, the bit remains set until user software resets it or UCAxRXBUF is read. UCOE must be reset by reading UCAxRXBUF. Otherwise, it does not function properly. To detect overflows reliably the following flow is recommended. After a character was received and UCAxRXIFG is set, first read UCAxSTAT to check the error flags including the overflow flag UCOE. Read UCAxRXBUF next. This clears all error flags except UCOE, if UCAxRXBUF was overwritten between the read access to UCAxSTAT and to UCAxRXBUF. Therefore, the UCOE flag should be checked after reading UCAxRXBUF to detect this condition. Note that, in this case, the UCRXERR flag is not set.



16.3.7 USCI Receive Enable

The USCI module is enabled by clearing the UCSWRST bit and the receiver is ready and in an idle state. The receive baud rate generator is in a ready state but is not clocked nor producing any clocks.

The falling edge of the start bit enables the baud rate generator and the UART state machine checks for a valid start bit. If no valid start bit is detected the UART state machine returns to its idle state and the baud rate generator is turned off again. If a valid start bit is detected, a character is received.

When the idle-line multiprocessor mode is selected with UCMODEx = 01 the UART state machine checks for an idle line after receiving a character. If a start bit is detected another character is received. Otherwise the UCIDLE flag is set after 10 ones are received and the UART state machine returns to its idle state and the baud rate generator is turned off.

Receive Data Glitch Suppression

Glitch suppression prevents the USCI from being accidentally started. Any glitch on UCAxRXD shorter than the deglitch time t_t (approximately 150 ns) is ignored by the USCI, and further action is initiated as shown in Figure 16-8 (see the device-specific data sheet for parameters).



Figure 16-8. Glitch Suppression, USCI Receive Not Started

When a glitch is longer than t_{t_i} or a valid start bit occurs on UCAxRXD, the USCI receive operation is started and a majority vote is taken (see Figure 16-9). If the majority vote fails to detect a start bit, the USCI halts character reception.




Figure 16-9. Glitch Suppression, USCI Activated

16.3.8 USCI Transmit Enable

The USCI module is enabled by clearing the UCSWRST bit and the transmitter is ready and in an idle state. The transmit baud-rate generator is ready but is not clocked nor producing any clocks.

A transmission is initiated by writing data to UCAxTXBUF. When this occurs, the baud-rate generator is enabled, and the data in UCAxTXBUF is moved to the transmit shift register on the next BITCLK after the transmit shift register is empty. UCTXIFG is set when new data can be written into UCAxTXBUF.

Transmission continues as long as new data is available in UCAxTXBUF at the end of the previous byte transmission. If new data is not in UCAxTXBUF when the previous byte has transmitted, the transmitter returns to its idle state and the baud-rate generator is turned off.



16.3.9 UART Baud-Rate Generation

The USCI baud-rate generator is capable of producing standard baud rates from nonstandard source frequencies. It provides two modes of operation selected by the UCOS16 bit.

Low-Frequency Baud-Rate Generation

The low-frequency mode is selected when UCOS16 = 0. This mode allows generation of baud rates from low frequency clock sources (e.g., 9600 baud from a 32768-Hz crystal). By using a lower input frequency, the power consumption of the module is reduced. Using this mode with higher frequencies and higher prescaler settings causes the majority votes to be taken in an increasingly smaller window and, thus, decrease the benefit of the majority vote.

In low-frequency mode, the baud-rate generator uses one prescaler and one modulator to generate bit clock timing. This combination supports fractional divisors for baud-rate generation. In this mode, the maximum USCI baud rate is one-third the UART source clock frequency BRCLK.

Timing for each bit is shown in Figure 16-10. For each bit received, a majority vote is taken to determine the bit value. These samples occur at the N/2 - 1/2, N/2, and N/2 + 1/2 BRCLK periods, where N is the number of BRCLKs per BITCLK.




Figure 16-10. BITCLK Baud-Rate Timing With UCOS16 = 0

Modulation is based on the UCBRSx setting (see Table 16-2). A 1 in the table indicates that m = 1 and the corresponding BITCLK period is one BRCLK period longer than a BITCLK period with m = 0. The modulation wraps around after eight bits but restarts with each new start bit.

| UCBRSx | Bit 0 (Start Bit) | Bit 1 | Bit 2 | Bit 3 | Bit 4 | Bit 5 | Bit 6 | Bit 7 |
|--------|----------------------|-------|-------|-------|-------|-------|-------|-------|
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| 2 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 |
| 3 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 |
| 4 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |
| 5 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 1 |
| 6 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 |
| 7 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

Table 16-2. BITCLK Modulation Pattern



Oversampling Baud-Rate Generation

The oversampling mode is selected when UCOS16 = 1. This mode supports sampling a UART bit stream with higher input clock frequencies. This results in majority votes that are always 1/16 of a bit clock period apart. This mode also easily supports IrDA pulses with a 3/16 bit time when the IrDA encoder and decoder are enabled.

This mode uses one prescaler and one modulator to generate the BITCLK16 clock that is 16 times faster than the BITCLK. An additional divider and modulator stage generates BITCLK from BITCLK16. This combination supports fractional divisions of both BITCLK16 and BITCLK for baud-rate generation. In this mode, the maximum USCI baud rate is 1/16 the UART source clock frequency BRCLK. When UCBRx is set to 0 or 1, the first prescaler and modulator stage is bypassed and BRCLK is equal to BITCLK16 – in this case, no modulation for the BITCLK16 is possible and, thus, the UCBRFx bits are ignored.

Modulation for BITCLK16 is based on the UCBRFx setting (see Table 16-3). A 1 in the table indicates that the corresponding BITCLK16 period is one BRCLK period longer than the periods m = 0. The modulation restarts with each new bit timing.

Modulation for BITCLK is based on the UCBRSx setting (see Table 16-2) as previously described.

No. of BITCLK16 Clocks After Last Falling BITCLK Edge **UCBRFx** 00h 01h 02h 03h 04h 05h 06h n 07h 08h 09h 0Ah 0Bh 0Ch 0Dh 0Eh 0Fh

Table 16-3. BITCLK16 Modulation Pattern



16.3.10 Setting a Baud Rate

For a given BRCLK clock source, the baud rate used determines the required division factor N:

$$N = f_{BRCLK}/Baudrate$$

The division factor N is often a noninteger value, thus, at least one divider and one modulator stage is used to meet the factor as closely as possible.

If N is equal or greater than 16, the oversampling baud-rate generation mode can be chosen by setting UCOS16.

Low-Frequency Baud-Rate Mode Setting

In low-frequency mode, the integer portion of the divisor is realized by the prescaler:

$$UCBRx = INT(N)$$

and the fractional portion is realized by the modulator with the following nominal formula:

$$UCBRSx = round[(N - INT(N)) \times 8]$$

Incrementing or decrementing the UCBRSx setting by one count may give a lower maximum bit error for any given bit. To determine if this is the case, a detailed error calculation must be performed for each bit for each UCBRSx setting.

Oversampling Baud-Rate Mode Setting

In the oversampling mode, the prescaler is set to:

$$UCBRx = INT(N/16)$$

and the first stage modulator is set to:

$$UCBRFx = round([(N/16) - INT(N/16)] \times 16)$$

When greater accuracy is required, the UCBRSx modulator can also be implemented with values from 0 to 7. To find the setting that gives the lowest maximum bit error rate for any given bit, a detailed error calculation must be performed for all settings of UCBRSx from 0 to 7 with the initial UCBRFx setting, and with the UCBRFx setting incremented and decremented by one.

16.3.11 Transmit Bit Timing

The timing for each character is the sum of the individual bit timings. Using the modulation features of the baud-rate generator reduces the cumulative bit error. The individual bit error can be calculated using the following steps.

Low-Frequency Baud-Rate Mode Bit Timing

In low-frequency mode, calculate the length of bit i Tbit.Tx[i] based on the UCBRx and UCBRSx settings:

$$T_{bit,TX}[i] = (1/f_{BRCLK})(UCBRx + m_{UCBRSx}[i])$$

Where:

m_{UCBRSx}[i] = Modulation of bit i from Table 16-2

Oversampling Baud-Rate Mode Bit Timing

In oversampling baud-rate mode, calculate the length of bit i Tbit.TX[i] based on the baud-rate generator UCBRx, UCBRFx and UCBRSx settings:

$$T_{\text{bit,TX}}[i] = \frac{1}{f_{\text{BRCLK}}} \left((16 + m_{\text{UCBRSx}}[i]) \times \text{UCBRx} + \sum_{j=0}^{15} m_{\text{UCBRFx}}[j] \right)$$

Where:

$$\sum_{j=0}^{15} m_{UCBRFx}[j]$$
 = Sum of ones from the corresponding row in Table 16-3
$$m_{UCBRSx}[i] = Modulation of bit i from Table 16-2$$



This results in an end-of-bit time t_{bit.TX}[i] equal to the sum of all previous and the current bit times:

$$\mathsf{T}_{\mathsf{bit},\mathsf{TX}}[\mathsf{i}] = \sum_{\mathsf{j} = 0}^{\mathsf{I}} \mathsf{T}_{\mathsf{bit},\mathsf{TX}}[\mathsf{j}]$$

To calculate bit error, this time is compared to the ideal bit time tbit.ideal.Tx[i]:

$$t_{bit.ideal.TX}[i] = (1/Baudrate)(i + 1)$$

This results in an error normalized to one ideal bit time (1/baudrate):

$$Error_{TX}[i] = (t_{bit,TX}[i] - t_{bit,ideal,TX}[i]) \times Baudrate \times 100\%$$

16.3.12 Receive Bit Timing

Receive timing error consists of two error sources. The first is the bit-to-bit timing error similar to the transmit bit timing error. The second is the error between a start edge occurring and the start edge being accepted by the USCI module. Figure 16-11 shows the asynchronous timing errors between data on the UCAxRXD pin and the internal baud-rate clock. This results in an additional synchronization error. The synchronization error t_{SYNC} is between -0.5 BRCLKs and +0.5 RCLKs, independent of the selected baud-rate generation mode.




Figure 16-11. Receive Error

The ideal sampling time t_{bit,ideal,RX}[i] is in the middle of a bit period:

$$t_{bit,ideal,RX}[i] = (1/Baudrate)(i + 0.5)$$

The real sampling time, $t_{bit,RX}[i]$, is equal to the sum of all previous bits according to the formulas shown in the transmit timing section, plus one-half BITCLK for the current bit i, plus the synchronization error t_{SYNC} .

This results in the following $t_{bit.RX}[i]$ for the low-frequency baud-rate mode:

$$t_{\text{bit,RX}}[i] = t_{\text{SYNC}} + \sum_{i=0}^{i-1} T_{\text{bit,RX}}[j] + \frac{1}{f_{\text{BRCLK}}} \left(\text{INT}(\frac{1}{2}\text{UCBRx}) + m_{\text{UCBRSX}}[i] \right)$$

Where:

$$T_{bit,RX}[i] = (1/f_{BRCLK})(UCBRx + m_{UCBRSx}[i])$$

 $m_{UCBRSx}[i] = Modulation of bit i from Table 16-2$



For the oversampling baud-rate mode, the sampling time $t_{bit,RX}[i]$ of bit i is calculated by:

$$t_{\text{bit,RX}}[i] = t_{\text{SYNC}} + \sum_{j=0}^{i-1} T_{\text{bit,RX}}[j] + \frac{1}{f_{\text{BRCLK}}} \bigg((8 + m_{\text{UCBRSx}}[i]) \times \text{UCBRx} \\ + \sum_{j=0}^{7 + m_{\text{UCBRSx}}[i]} m_{\text{UCBRFx}}[j] \bigg)$$

Where:

$$T_{\text{bit,RX}}[i] = \frac{1}{f_{\text{BRCLK}}} \left((16 + m_{\text{UCBRSx}}[i]) \times \text{UCBRx} + \sum_{j=0}^{15} m_{\text{UCBRFx}}[j] \right)$$

$$\sum_{j=0}^{7+m_{UCBRSx}[i]} m_{UCBRFx}[j] = \text{Sum of ones from columns 0 to } (7+m_{UCBRSx}[i]) \text{ from the corresponding row in Table 16-3.}$$

m_{UCBRSx}[i] = Modulation of bit i from Table 16-2

This results in an error normalized to one ideal bit time (1/baudrate) according to the following formula: $Error_{RX}[i] = (t_{bit,RX}[i] - t_{bit,ideal,RX}[i]) \times Baudrate \times 100\%$

16.3.13 Typical Baud Rates and Errors

Standard baud-rate data for UCBRx, UCBRSx, and UCBRFx are listed in Table 16-4 and Table 16-5 for a 32,768-Hz crystal sourcing ACLK and typical SMCLK frequencies. Please ensure that the selected BRCLK frequency does not exceed the device specific maximum USCI input frequency (see the device-specific data sheet).

The receive error is the accumulated time versus the ideal scanning time in the middle of each bit. The worst-case error is given for the reception of an 8-bit character with parity and one stop bit including synchronization error.

The transmit error is the accumulated timing error versus the ideal time of the bit period. The worst-case error is given for the transmission of an 8-bit character with parity and stop bit.

Table 16-4. Commonly Used Baud Rates, Settings, and Errors, UCOS16 = 0

| BRCLK Frequency (Hz) | Baud Rate (baud) | UCBRx | UCBRSx | UCBRFx | Maximum TX Error (%) | | Maximum RX Erro (%) | |
|----------------------------|---------------------|-------|--------|--------|----------------------|------|------------------------|------|
| 32,768 | 1200 | 27 | 2 | 0 | -2.8 | 1.4 | -5.9 | 2.0 |
| 32,768 | 2400 | 13 | 6 | 0 | -4.8 | 6.0 | -9.7 | 8.3 |
| 32,768 | 4800 | 6 | 7 | 0 | -12.1 | 5.7 | -13.4 | 19.0 |
| 32,768 | 9600 | 3 | 3 | 0 | -21.1 | 15.2 | -44.3 | 21.3 |
| 1,000,000 | 9600 | 104 | 1 | 0 | -0.5 | 0.6 | -0.9 | 1.2 |
| 1,000,000 | 19200 | 52 | 0 | 0 | -1.8 | 0 | -2.6 | 0.9 |
| 1,000,000 | 38400 | 26 | 0 | 0 | -1.8 | 0 | -3.6 | 1.8 |
| 1,000,000 | 57600 | 17 | 3 | 0 | -2.1 | 4.8 | -6.8 | 5.8 |
| 1,000,000 | 115200 | 8 | 6 | 0 | -7.8 | 6.4 | -9.7 | 16.1 |
| 1,048,576 | 9600 | 109 | 2 | 0 | -0.2 | 0.7 | -1.0 | 8.0 |
| 1,048,576 | 19200 | 54 | 5 | 0 | -1.1 | 1.0 | -1.5 | 2.5 |
| 1,048,576 | 38400 | 27 | 2 | 0 | -2.8 | 1.4 | -5.9 | 2.0 |
| 1,048,576 | 57600 | 18 | 1 | 0 | -4.6 | 3.3 | -6.8 | 6.6 |
| 1,048,576 | 115200 | 9 | 1 | 0 | -1.1 | 10.7 | -11.5 | 11.3 |
| 4,000,000 | 9600 | 416 | 6 | 0 | -0.2 | 0.2 | -0.2 | 0.4 |
| 4,000,000 | 19200 | 208 | 3 | 0 | -0.2 | 0.5 | -0.3 | 8.0 |
| 4,000,000 | 38400 | 104 | 1 | 0 | -0.5 | 0.6 | -0.9 | 1.2 |
| 4,000,000 | 57600 | 69 | 4 | 0 | -0.6 | 0.8 | -1.8 | 1.1 |
| 4,000,000 | 115200 | 34 | 6 | 0 | -2.1 | 0.6 | -2.5 | 3.1 |
| 4,000,000 | 230400 | 17 | 3 | 0 | -2.1 | 4.8 | -6.8 | 5.8 |



Table 16-4. Commonly Used Baud Rates, Settings, and Errors, UCOS16 = 0 (continued)

| BRCLK Frequency (Hz) | Baud Rate (baud) | UCBRx | UCBRSx | UCBRFx | | n TX Error %) | | n RX Error %) |
|----------------------------|---------------------|-------|--------|--------|-------|------------------|-------|------------------|
| 4,194,304 | 9600 | 436 | 7 | 0 | -0.3 | 0 | -0.3 | 0.2 |
| 4,194,304 | 19200 | 218 | 4 | 0 | -0.2 | 0.2 | -0.3 | 0.6 |
| 4,194,304 | 57600 | 72 | 7 | 0 | -1.1 | 0.6 | -1.3 | 1.9 |
| 4,194,304 | 115200 | 36 | 3 | 0 | -1.9 | 1.5 | -2.7 | 3.4 |
| 8,000,000 | 9600 | 833 | 2 | 0 | -0.1 | 0 | -0.2 | 0.1 |
| 8,000,000 | 19200 | 416 | 6 | 0 | -0.2 | 0.2 | -0.2 | 0.4 |
| 8,000,000 | 38400 | 208 | 3 | 0 | -0.2 | 0.5 | -0.3 | 8.0 |
| 8,000,000 | 57600 | 138 | 7 | 0 | -0.7 | 0 | -0.8 | 0.6 |
| 8,000,000 | 115200 | 69 | 4 | 0 | -0.6 | 0.8 | -1.8 | 1.1 |
| 8,000,000 | 230400 | 34 | 6 | 0 | -2.1 | 0.6 | -2.5 | 3.1 |
| 8,000,000 | 460800 | 17 | 3 | 0 | -2.1 | 4.8 | -6.8 | 5.8 |
| 8,388,608 | 9600 | 873 | 7 | 0 | -0.1 | 0.06 | -0.2 | 0,1 |
| 8,388,608 | 19200 | 436 | 7 | 0 | -0.3 | 0 | -0.3 | 0.2 |
| 8,388,608 | 57600 | 145 | 5 | 0 | -0.5 | 0.3 | -1.0 | 0.5 |
| 8,388,608 | 115200 | 72 | 7 | 0 | -1.1 | 0.6 | -1.3 | 1.9 |
| 12,000,000 | 9600 | 1250 | 0 | 0 | 0 | 0 | -0.05 | 0.05 |
| 12,000,000 | 19200 | 625 | 0 | 0 | 0 | 0 | -0.2 | 0 |
| 12,000,000 | 38400 | 312 | 4 | 0 | -0.2 | 0 | -0.2 | 0.2 |
| 12,000,000 | 57600 | 208 | 2 | 0 | -0.5 | 0.2 | -0.6 | 0.5 |
| 12,000,000 | 115200 | 104 | 1 | 0 | -0.5 | 0.6 | -0.9 | 1.2 |
| 12,000,000 | 230400 | 52 | 0 | 0 | -1.8 | 0 | -2.6 | 0.9 |
| 12,000,000 | 460800 | 26 | 0 | 0 | -1.8 | 0 | -3.6 | 1.8 |
| 16,000,000 | 9600 | 1666 | 6 | 0 | -0.05 | 0.05 | -0.05 | 0.1 |
| 16,000,000 | 19200 | 833 | 2 | 0 | -0.1 | 0.05 | -0.2 | 0.1 |
| 16,000,000 | 38400 | 416 | 6 | 0 | -0.2 | 0.2 | -0.2 | 0.4 |
| 16,000,000 | 57600 | 277 | 7 | 0 | -0.3 | 0.3 | -0.5 | 0.4 |
| 16,000,000 | 115200 | 138 | 7 | 0 | -0.7 | 0 | -0.8 | 0.6 |
| 16,000,000 | 230400 | 69 | 4 | 0 | -0.6 | 0.8 | -1.8 | 1.1 |
| 16,000,000 | 460800 | 34 | 6 | 0 | -2.1 | 0.6 | -2.5 | 3.1 |
| 16,777,216 | 9600 | 1747 | 5 | 0 | -0.04 | 0.03 | -0.08 | 0.05 |
| 16,777,216 | 19200 | 873 | 7 | 0 | -0.09 | 0.06 | -0.2 | 0.1 |
| 16,777,216 | 57600 | 291 | 2 | 0 | -0.2 | 0.2 | -0.5 | 0.2 |
| 16,777,216 | 115200 | 145 | 5 | 0 | -0.5 | 0.3 | -1.0 | 0.5 |
| 20,000,000 | 9600 | 2083 | 2 | 0 | -0.05 | 0.02 | -0.09 | 0.02 |
| 20,000,000 | 19200 | 1041 | 6 | 0 | -0.06 | 0.06 | -0.1 | 0.1 |
| 20,000,000 | 38400 | 520 | 7 | 0 | -0.2 | 0.06 | -0.2 | 0.2 |
| 20,000,000 | 57600 | 347 | 2 | 0 | -0.06 | 0.2 | -0.3 | 0.3 |
| 20,000,000 | 115200 | 173 | 5 | 0 | -0.4 | 0.3 | -0.8 | 0.5 |
| 20,000,000 | 230400 | 86 | 7 | 0 | -1.0 | 0.6 | -1.0 | 1.7 |
| 20,000,000 | 460800 | 43 | 3 | 0 | -1.4 | 1.3 | -3.3 | 1.8 |



Table 16-5. Commonly Used Baud Rates, Settings, and Errors, UCOS16 = 1

| BRCLK Frequency (Hz) | Baud Rate (baud) | UCBRx | UCBRSx | UCBRFx | | n TX Error %) | | RX Error %) |
|----------------------------|---------------------|----------|--------|---------|-----------|------------------|--------------|----------------|
| 1,000,000 | 9600 | 6 | 0 | 8 | -1.8 | 0 | -2.2 | 0.4 |
| 1,000,000 | 19200 | 3 | 0 | 4 | -1.8 | 0 | -2.6 | 0.9 |
| 1,048,576 | 9600 | 6 | 0 | 13 | -2.3 | 0 | -2.2 | 0.8 |
| 1,048,576 | 19200 | 3 | 1 | 6 | -4.6 | 3.2 | -5.0 | 4.7 |
| 4,000,000 | 9600 | 26 | 0 | 1 | 0 | 0.9 | 0 | 1.1 |
| 4,000,000 | 19200 | 13 | 0 | 0 | -1.8 | 0 | -1.9 | 0.2 |
| 4,000,000 | 38400 | 6 | 0 | 8 | -1.8 | 0 | -2.2 | 0.4 |
| 4,000,000 | 57600 | 4 | 5 | 3 | -3.5 | 3.2 | -1.8 | 6.4 |
| 4,000,000 | 115200 | 2 | 3 | 2 | -2.1 | 4.8 | -2.5 | 7.3 |
| 4,194,304 | 9600 | 27 | 0 | 5 | 0 | 0.2 | 0 | 0.5 |
| 4,194,304 | 19200 | 13 | 0 | 10 | -2.3 | 0 | -2.4 | 0.1 |
| 4,194,304 | 57600 | 4 | 4 | 7 | -2.5 | 2.5 | -1.3 | 5.1 |
| 4,194,304 | 115200 | 2 | 6 | 3 | -3.9 | 2.0 | -1.9 | 6.7 |
| 8,000,000 | 9600 | 52 | 0 | 1 | -0.4 | 0 | -0.4 | 0.1 |
| 8,000,000 | 19200 | 26 | 0 | 1 | 0 | 0.9 | 0 | 1.1 |
| 8,000,000 | 38400 | 13 | 0 | 0 | -1.8 | 0 | -1.9 | 0.2 |
| 8,000,000 | 57600 | 8 | 0 | 11 | 0 | 0.88 | 0 | 1.6 |
| 8,000,000 | 115200 | 4 | 5 | 3 | -3.5 | 3.2 | -1.8 | 6.4 |
| 8,000,000 | 230400 | 2 | 3 | 2 | -2.1 | 4.8 | -2.5 | 7.3 |
| 8,388,608 | 9600 | 54 | 0 | 10 | 0 | 0.2 | -0.05 | 0.3 |
| 8,388,608 | 19200 | 27 | 0 | 5 | 0 | 0.2 | 0 | 0.5 |
| 8,388,608 | 57600 | 9 | 0 | 2 | 0 | 2.8 | -0.2 | 3.0 |
| 8,388,608 | 115200 | 4 | 4 | 7 | -2.5 | 2.5 | -1.3 | 5.1 |
| 12,000,000 | 9600 | 78 | 0 | 2 | 0 | 0 | -0.05 | 0.05 |
| 12,000,000 | 19200 | 39 | 0 | 1 | 0 | 0 | 0 | 0.2 |
| 12,000,000 | 38400 | 19 | 0 | 8 | -1.8 | 0 | -1.8 | 0.1 |
| 12,000,000 | 57600 | 13 | 0 | 0 | -1.8 | 0 | -1.9 | 0.2 |
| 12,000,000 | 115200 | 6 | 0 | 8 | -1.8 | 0 | -2.2 | 0.4 |
| 12,000,000 | 230400 | 3 | 0 | 4 | -1.8 | 0 | -2.6 | 0.9 |
| 16,000,000 | 9600 | 104 | 0 | 3 | 0 | 0.2 | 0 | 0.3 |
| 16,000,000 | 19200 | 52 | 0 | 1 | -0.4 | 0 | -0.4 | 0.1 |
| 16,000,000 | 38400 | 26 | 0 | 1 | 0 | 0.9 | 0 | 1.1 |
| 16,000,000 | 57600 | 17 | 0 | 6 | 0 | 0.9 | -0.1 | 1.0 |
| 16,000,000 | 115200 | 8 | 0 | 11 | 0 | 0.9 | 0 | 1.6 |
| 16,000,000 | 230400 | 4 | 5 | 3 | -3.5 | 3.2 | -1.8 | 6.4 |
| 16,000,000 | 460800 | 2 | 3 | 2 | -2.1 | 4.8 | -2.5 | 7.3 |
| 16,777,216 | 9600 | 109 | 0 | 4 | 0 | 0.2 | -0.02 | 0.3 |
| 16,777,216 | 19200 | 54 | 0 | 10 | 0 | 0.2 | -0.05 | 0.3 |
| 16,777,216 | 57600 | 18 | 0 | 3 | -1.0 | 0.2 | -0.03 | 0.3 |
| 16,777,216 | 115200 | 9 | 0 | 2 | 0 | 2.8 | -0.2 | 3.0 |
| 20,000,000 | 9600 | 130 | 0 | 3 | -0.2 | 0 | -0.2 | 0.04 |
| 20,000,000 | 19200 | 65 | 0 | 2 | 0.2 | 0.4 | -0.2 | 0.04 |
| 20,000,000 | 38400 | 32 | 0 | 9 | 0 | 0.4 | -0.03 | 0.4 |
| 20,000,000 | | 32 21 | 0 | 9 11 | -0.7 | 0.4 | -0.7 | 0.5 |
| 20,000,000 | 57600 115200 | 10 | 0 | 11 | -0.7 0 | 2.5 | -0.7 -0.2 | 0.3 2.6 |



Table 16-5. Commonly Used Baud Rates, Settings, and Errors, UCOS16 = 1 (continued)

| BRCLK Frequency (Hz) | Baud Rate (baud) | UCBRx 5 | UCBRSx 0 | UCBRFx 7 | Maximum TX Error (%) | | Maximum RX Error (%) | |
|----------------------------|---------------------|------------|-------------|-------------|----------------------|-----|-------------------------|-----|
| 20,000,000 | 230400 | | | | 0 | 2.5 | 0 | 3.5 |
| 20,000,000 | 460800 | 2 | 6 | 10 | -3.2 | 1.8 | -2.8 | 4.6 |

16.3.14 Using the USCI Module in UART Mode With Low-Power Modes

The USCI module provides automatic clock activation for use with low-power modes. When the USCI clock source is inactive because the device is in a low-power mode, the USCI module automatically activates it when needed, regardless of the control-bit settings for the clock source. The clock remains active until the USCI module returns to its idle condition. After the USCI module returns to the idle condition, control of the clock source reverts to the settings of its control bits.

16.3.15 USCI Interrupts

The USCI has only one interrupt vector that is shared for transmission and for reception. USCI_Ax and USC_Bx do not share the same interrupt vector.

USCI Transmit Interrupt Operation

The UCTXIFG interrupt flag is set by the transmitter to indicate that UCAxTXBUF is ready to accept another character. An interrupt request is generated if UCTXIE and GIE are also set. UCTXIFG is automatically reset if a character is written to UCAxTXBUF.

UCTXIFG is set after a PUC or when UCSWRST = 1. UCTXIE is reset after a PUC or when UCSWRST = 1.

USCI Receive Interrupt Operation

The UCRXIFG interrupt flag is set each time a character is received and loaded into UCAxRXBUF. An interrupt request is generated if UCRXIE and GIE are also set. UCRXIFG and UCRXIE are reset by a system reset PUC signal or when UCSWRST = 1. UCRXIFG is automatically reset when UCAxRXBUF is read.

Additional interrupt control features include:

- When UCAxRXEIE = 0, erroneous characters do not set UCRXIFG.
- When UCDORM = 1, nonaddress characters do not set UCRXIFG in multiprocessor modes. In plain UART mode, no characters are set UCRXIFG.
- When UCBRKIE = 1, a break condition sets the UCBRK bit and the UCRXIFG flag.

UCAxIV, Interrupt Vector Generator

The USCI interrupt flags are prioritized and combined to source a single interrupt vector. The interrupt vector register UCAxIV is used to determine which flag requested an interrupt. The highest-priority enabled interrupt generates a number in the UCAxIV register that can be evaluated or added to the program counter to automatically enter the appropriate software routine. Disabled interrupts do not affect the UCAxIV value.

Any access, read or write, of the UCAxIV register automatically resets the highest-pending interrupt flag. If another interrupt flag is set, another interrupt is immediately generated after servicing the initial interrupt.



UCAxIV Software Example

The following software example shows the recommended use of UCAxIV. The UCAxIV value is added to the PC to automatically jump to the appropriate routine. The following example is given for USCI_A0.

```
USCI_UART_ISR
        ADD
               &UCAOIV, PC
                             ; Add offset to jump table
        RETI
                             ; Vector 0: No interrupt
        JMP
               RXIFG_ISR
                             ; Vector 2: RXIFG
TXIFG_ISR
                             ; Vector 4: TXIFG
                             ; Task starts here
        RETI
                             ; Return
RXIFG_ISR
                             ; Vector 2
                             ; Task starts here
        . . .
        RETI
                             ; Return
```



16.4 USCI Registers – UART Mode

The USCI registers applicable in UART mode listed in Table 16-6. The base address can be found in the device-specific data sheet. The address offsets are listed in Table 16-6.

Table 16-6. USCI_Ax Registers

| Register | Short Form | Register Type | Register Access | Address Offset | Initial State |
|--------------------------------|------------|---------------|--------------------|----------------|---------------|
| USCI_Ax Control Word 0 | UCAxCTLW0 | Read/write | Word | 00h | 0001h |
| USCI_Ax Control 1 | UCAxCTL1 | Read/write | Byte | 00h | 01h |
| USCI_Ax Control 0 | UCAxCTL0 | Read/write | Byte | 01h | 00h |
| USCI_Ax Baud Rate Control Word | UCAxBRW | Read/write | Word | 06h | 0000h |
| USCI_Ax Baud Rate Control 0 | UCAxBR0 | Read/write | Byte | 06h | 00h |
| USCI_Ax Baud Rate Control 1 | UCAxBR1 | Read/write | Byte | 07h | 00h |
| USCI_Ax Modulation Control | UCAxMCTL | Read/write | Byte | 08h | 00h |
| Reserved - reads zero | | Read | Byte | 09h | 00h |
| USCI_Ax Status | UCAxSTAT | Read/write | Byte | 0Ah | 00h |
| Reserved - reads zero | | Read | Byte | 0Bh | 00h |
| USCI_Ax Receive Buffer | UCAxRXBUF | Read/write | Byte | 0Ch | 00h |
| Reserved - reads zero | | Read | Byte | 0Dh | 00h |
| USCI_Ax Transmit Buffer | UCAxTXBUF | Read/write | Byte | 0Eh | 00h |
| Reserved - reads zero | | Read | Byte | 0Fh | 00h |
| USCI_Ax Auto Baud Rate Control | UCAxABCTL | Read/write | Byte | 10h | 00h |
| Reserved - reads zero | | Read | Byte | 11h | 00h |
| USCI_Ax IrDA Control | UCAxIRCTL | Read/write | Word | 12h | 0000h |
| USCI_Ax IrDA Transmit Control | UCAxIRTCTL | Read/write | Byte | 12h | 00h |
| USCI_Ax IrDA Receive Control | UCAxIRRCTL | Read/write | Byte | 13h | 00h |
| USCI_Ax Interrupt Control | UCAxICTL | Read/write | Word | 1Ch | 0000h |
| USCI_Ax Interrupt Enable | UCAxIE | Read/write | Byte | 1Ch | 00h |
| USCI_Ax Interrupt Flag | UCAxIFG | Read/write | Byte | 1Dh | 00h |
| USCI_Ax Interrupt Vector | UCAxIV | Read | Word | 1Eh | 0000h |



USCI_Ax Control Register 0 (UCAxCTL0)

| 7 | 6 | | 5 | 4 | 3 | 2 | 1 | 0 |
|-----------------|----------|-------|---------------------|-----------------------|--------------------------------------|---------------------|-----------|----------|
| UCPEN | UCP | AR | UCMSB | UC7BIT | UCSPB | UCM | ODEx | UCSYNC=0 |
| rw-0 | rw- | 0 | rw-0 | rw-0 | rw-0 | rw-0 | rw-0 | rw-0 |
| UCPEN | Bit 7 | Parit | y enable | | | | | |
| | | 0 | Parity disabled | | | | | |
| | | 1 | | | ated (UCAxTXD) as bit is included in | | | ess-bit |
| UCPAR | Bit 6 | Parit | y select. UCPAR i | s not used when p | parity is disabled. | | | |
| | | 0 | Odd parity | | | | | |
| | | 1 | Even parity | | | | | |
| UCMSB | Bit 5 | MSB | first select. Contr | ols the direction of | f the receive and t | ransmit shift regis | ster. | |
| | | 0 | LSB first | | | | | |
| | | 1 | MSB first | | | | | |
| UC7BIT | Bit 4 | Char | acter length. Sele | cts 7-bit or 8-bit ch | naracter length. | | | |
| | | 0 | 8-bit data | | | | | |
| | | 1 | 7-bit data | | | | | |
| UCSPB | Bit 3 | Stop | bit select. Numbe | r of stop bits. | | | | |
| | | 0 | One stop bit | | | | | |
| | | 1 | Two stop bits | | | | | |
| UCMODE x | Bits 2-1 | USC | I mode. The UCM | ODEx bits select t | he asynchronous | mode when UCS | SYNC = 0. | |
| | | 00 | UART mode | | | | | |
| | | 01 | Idle-line multipro | ocessor mode | | | | |
| | | 10 | Address-bit mul | tiprocessor mode | | | | |
| | | 11 | UART mode wit | h automatic baud- | rate detection | | | |
| UCSYNC | Bit 0 | Sync | hronous mode en | able | | | | |
| | | 0 | Asynchronous r | node | | | | |
| | | 1 | Synchronous m | ode | | | | |
| | | | | | | | | |





USCI_Ax Control Register 1 (UCAxCTL1)

| 7 | 6 | · | 5 | 4 | 3 | 2 | 1 | 0 |
|----------|----------|-------|--------------------------------------|---------------------|-------------------|--|--------------------|---------|
| UCS | SELx | | UCRXEIE | UCBRKIE | UCDORM | UCTXADDR | UCTXBRK | UCSWRST |
| rw-0 | rw-C |) | rw-0 | rw-0 | rw-0 | rw-0 | rw-0 | rw-1 |
| | D':- 7.0 | 1100 | | | le et the DDOLK e | | | |
| UCSSELx | Bits 7-6 | | I clock source sele | ect. These bits se | ect the BRULK so | ource clock. | | |
| | | 00 | UCLK | | | | | |
| | | 01 | ACLK | | | | | |
| | | 10 | SMCLK | | | | | |
| | | 11 | SMCLK | | | | | |
| UCRXEIE | Bit 5 | Rece | eive erroneous-cha | aracter interrupt e | nable | | | |
| | | 0 | Erroneous char | acters rejected an | d UCRXIFG is no | ot set. | | |
| | | 1 | Erroneous char | acters received se | et UCRXIFG. | | | |
| UCBRKIE | Bit 4 | Rece | eive break charact | er interrupt enable | e | | | |
| | | 0 | Received break | characters do no | t set UCRXIFG. | | | |
| | | 1 | Received break | characters set U | CRXIFG. | | | |
| UCDORM | Bit 3 | Dorm | nant. Puts USCI ir | ito sleep mode. | | | | |
| | | 0 | Not dormant. A | I received charac | ters set UCRXIFG |) . | | |
| | | 1 | | | | idle-line or with ad combination of a b | | |
| UCTXADDR | Bit 2 | | smit address. Nex processor mode. | t frame to be tran | smitted is marked | as address, deper | nding on the selec | xted |
| | | 0 | Next frame tran | smitted is data. | | | | |
| | | 1 | Next frame tran | smitted is an add | ess. | | | |
| UCTXBRK | Bit 1 | baud | | 55h must be writte | n into UCAxTXBl | ne transmit buffer. JF to generate the | | |
| | | 0 | Next frame tran | smitted is not a b | reak. | | | |
| | | 1 | Next frame tran | smitted is a break | or a break/synch | | | |
| UCSWRST | Bit 0 | Softv | vare reset enable | | | | | |
| | | 0 | Disabled. USCI | reset released fo | r operation. | | | |
| | | 1 | Enabled. USCI | logic held in reset | state. | | | |



| e e e : regiotore | • • • • • • • • • • • • • • • • • • • | | | | | | |
|-------------------|---------------------------------------|----------------|---------|-----------|----|----|----|
| USCI_Ax Bauc | Rate Control | Register 0 (UC | AxBR0) | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | | UCBRx - | low byte | | | |
| rw | rw | rw | rw | rw | rw | rw | rw |
| USCI_Ax Bauc | Rate Control | Register 1 (UC | AxBR1) | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | | UCBRx - | high byte | | | |
| rw | rw | rw | rw | rw | rw | rw | rw |
| | | | | | | | |

UCBRx

Clock prescaler setting of the baud-rate generator. The 16-bit value of (UCAxBR0 + UCAxBR1 \times 256) forms the prescaler value UCBRx.

USCI_Ax Modulation Control Register (UCAxMCTL)

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | |
|--------|----------|--|--|--------------------|---------------------|------------------|----------------|--|--|--|--|
| | | UCBRFx | | | UCBRSx | | | | | | |
| rw-0 | rw-0 | rw-0 | rw-0 | rw-0 | rw-0 | rw-0 | rw-0 | | | | |
| UCBRFx | Bits 7-4 | | rst modulation stage select. These bits determine the modulation pattern for BITCLK16 when UCOS16 = 1. nored with UCOS16 = 0. Table 16-3 shows the modulation pattern. | | | | | | | | |
| UCBRSx | Bits 3-1 | Second modulation state the modulation pattern | • | bits determine the | e modulation patter | n for BITCLK. Ta | ble 16-2 shows | | | | |
| UCOS16 | Bit 0 | Oversampling mode en | nabled | | | | | | | | |
| | | 0 Disabled | | | | | | | | | |

Enabled



UCPE



USCI_Ax Status Register (UCAxSTAT)

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----------|------|------|------|-------|---------|-------------------|--------|
| UCLISTEN | UCFE | UCOE | UCPE | UCBRK | UCRXERR | UCADDR/ UCIDLE | UCBUSY |
| rw-0 | rw-0 | rw-0 | rw-0 | rw-0 | rw-0 | rw-0 | r-0 |

UCLISTEN Bit 7 Listen enable. The UCLISTEN bit selects loopback mode.

0 Disabled

1 Enabled. UCAxTXD is internally fed back to the receiver.

UCFE Bit 6 Framing error flag

0 No error

1 Character received with low stop bit

UCOE Bit 5 Overrun error flag. This bit is set when a character is transferred into UCAxRXBUF before the previous

character was read. UCOE is cleared automatically when UCxRXBUF is read, and must not be cleared by

software. Otherwise, it does not function correctly.

Overrun error occurred.

No error

Bit 4 Parity error flag. When UCPEN = 0, UCPE is read as 0.

0 No error

1 Character received with parity error

UCBRK Bit 3 Break detect flag

0 No break condition

Break condition occurred.

UCRXERR Bit 2 Receive error flag. This bit indicates a character was received with error(s). When UCRXERR = 1, on or more

error flags, UCFE, UCPE, or UCOE is also set. UCRXERR is cleared when UCAxRXBUF is read.

0 No receive errors detected

Receive error detected

UCADDR Bit 1 Address received in address-bit multiprocessor mode. UCADDR is cleared when UCAxRXBUF is read.

Received character is data.

Received character is an address.

UCIDLE Idle line detected in idle-line multiprocessor mode. UCIDLE is cleared when UCAxRXBUF is read.

0 No idle line detected

1 Idle line detected

UCBUSY Bit 0 USCI busy. This bit indicates if a transmit or receive operation is in progress.

0 USCI inactive

1 USCI transmitting or receiving

USCI_Ax Receive Buffer Register (UCAxRXBUF)



UCRXBUFx

Bits 7-0

The receive-data buffer is user accessible and contains the last received character from the receive shift register. Reading UCAxRXBUF resets the receive-error bits, the UCADDR or UCIDLE bit, and UCRXIFG. In 7-bit data mode, UCAxRXBUF is LSB justified and the MSB is always reset.



| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
|----|----------|----|----|----|----|----|----|--|--|
| | UCTXBUFx | | | | | | | | |
| rw | rw | rw | rw | rw | rw | rw | rw | | |

UCTXBUFx Bits 7-0

The transmit data buffer is user accessible and holds the data waiting to be moved into the transmit shift register and transmitted on UCAXTXD. Writing to the transmit data buffer clears UCTXIFG. The MSB of UCAXTXBUF is not used for 7-bit data and is reset.

USCI_Ax IrDA Transmit Control Register (UCAxIRTCTL)

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|-----------|------|------|------|------|------|------|
| | UCIRTXPLx | | | | | | |
| rw-0 | rw-0 | rw-0 | rw-0 | rw-0 | rw-0 | rw-0 | rw-0 |

UCIRTXPLx Bits 7-2 Transmit pulse length

Pulse length $t_{PULSE} = (UCIRTXPLx + 1) / (2 \times f_{IRTXCLK})$

UCIRTXCLK Bit 1 IrDA transmit pulse clock select

0 BRCLK

1 BITCLK16 when UCOS16 = 1. Otherwise, BRCLK.

UCIREN Bit 0 IrDA encoder/decoder enable

IrDA encoder/decoder disabledIrDA encoder/decoder enabled

USCI_Ax IrDA Receive Control Register (UCAxIRRCTL)

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-----------|------|------|------|------|------|------|----------|
| UCIRRXFLx | | | | | | | UCIRRXFE |
| rw-0 | rw-0 | rw-0 | rw-0 | rw-0 | rw-0 | rw-0 | rw-0 |

UCIRRXFLx Bits 7-2 Receive filter length. The minimum pulse length for receive is given by:

 $t_{MIN} = (UCIRRXFLx + 4) / (2 \times f_{IRTXCLK})$

UCIRRXPL Bit 1 IrDA receive input UCAxRXD polarity

0 IrDA transceiver delivers a high pulse when a light pulse is seen.

1 IrDA transceiver delivers a low pulse when a light pulse is seen.

UCIRRXFE Bit 0 IrDA receive filter enabled

0 Receive filter disabled

1 Receive filter enabled





USCI_Ax Auto Baud Rate Control Register (UCAxABCTL)

| • | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----------|----|----------|------|--------|--------|----------|---------|------|
| Reserved | | UCDELIMx | | UCSTOE | UCBTOE | Reserved | UCABDEN | |
| r- | -0 | r-0 | rw-0 | rw-0 | rw-0 | rw-0 | r-0 | rw-0 |

Reserved Bits 7-6 Reserved

UCDELIMx Bits 5-4 Break/synch delimiter length

00 1 bit time
 01 2 bit times
 10 3 bit times
 11 4 bit times

UCSTOE Bit 3 Synch field time out error

0 No error

1 Length of synch field exceeded measurable time.

UCBTOE Bit 2 Break time out error

0 No error

1 Length of break field exceeded 22 bit times.

Reserved Bit 1 Reserved

UCABDEN Bit 0 Automatic baud-rate detect enable

0 Baud-rate detection disabled. Length of break and synch field is not measured.

Baud-rate detection enabled. Length of break and synch field is measured and baud-rate settings are changed accordingly.

USCI_Ax Interrupt Enable Register (UCAxIE)

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----------|------------|---------|--------|-----|-----|------|------|
| | | UCTXIE | UCRXIE | | | | |
| r-0 | r-0 | r-0 | r-0 | r-0 | r-0 | rw-0 | rw-0 |
| Reserved | Bits 7-2 R | eserved | | | | | |

UCTXIE Bit 1 Transmit interrupt enable

0 Interrupt disabled1 Interrupt enabled

UCRXIE Bit 0 Receive interrupt enable

0 Interrupt disabled

1 Interrupt enabled

USCI_Ax Interrupt Flag Register (UCAxIFG)

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-----|----------|-----|-----|-----|-----|------|------|
| | Reserved | | | | | | |
| r-0 | r-0 | r-0 | r-0 | r-0 | r-0 | rw-1 | rw-0 |

Reserved Bits 7-2 Reserved

UCTXIFG Bit 1 Transmit interrupt flag. UCTXIFG is set when UCAxTXBUF empty.

No interrupt pendingInterrupt pending

UCRXIFG Bit 0 Receive interrupt flag. UCRXIFG is set when UCAxRXBUF has received a complete character.

0 No interrupt pending

1 Interrupt pending



USCI_Ax Interrupt Vector Register (UCAxIV)

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|----|----|----|-----|-----|-------|-----|----|
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| r0 | r0 | r0 | r0 | r0 | r0 | r0 | r0 |
| | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0 | 0 | 0 | 0 | 0 | _ IIC | IVx | 0 |
| U | U | J | Ū | U | 00 | 147 | U |
| r0 | r0 | r0 | r-0 | r-0 | r-0 | r-0 | r0 |

UCIVx Bits 15-0 USCI interrupt vector value

| UCAxIV Contents Interrupt Source | | Interrupt Flag | Interrupt Priority | |
|----------------------------------|-----------------------|----------------|--------------------|--|
| 000h | No interrupt pending | | | |
| 002h | Data received | UCRXIFG | Highest | |
| 004h | Transmit buffer empty | UCTXIFG | Lowest | |



Universal Serial Communication Interface - SPI Mode

The universal serial communication interface (USCI) supports multiple serial communication modes with one hardware module. This chapter discusses the operation of the synchronous peripheral interface (SPI) mode.

| Topic | | Page |
|-------|--|------|
| | | |
| 17.1 | Universal Serial Communication Interface (USCI) Overview | 452 |
| 17.2 | USCI Introduction – SPI Mode | 453 |
| 17.3 | USCI Operation – SPI Mode | 455 |
| 17.4 | USCI Registers – SPI Mode | 460 |
| | _ | |



17.1 Universal Serial Communication Interface (USCI) Overview

The universal serial communication interface (USCI) modules support multiple serial communication modes. Different USCI modules support different modes. Each different USCI module is named with a different letter. For example, USCI_A is different from USCI_B, etc. If more than one identical USCI module is implemented on one device, those modules are named with incrementing numbers. For example, if one device has two USCI_A modules, they are named USCI_A0 and USCI_A1. See the device-specific data sheet to determine which USCI modules, if any, are implemented on which devices.

USCI_Ax modules support:

- UART mode
- Pulse shaping for IrDA communications
- Automatic baud-rate detection for LIN communications
- SPI mode

USCI_Bx modules support:

- I²C mode
- SPI mode



17.2 USCI Introduction – SPI Mode

In synchronous mode, the USCI connects the device to an external system via three or four pins: UCxSIMO, UCxSOMI, UCxCLK, and UCxSTE. SPI mode is selected when the UCSYNC bit is set, and SPI mode (3-pin or 4-pin) is selected with the UCMODEx bits.

SPI mode features include:

- 7-bit or 8-bit data length
- LSB-first or MSB-first data transmit and receive
- 3-pin and 4-pin SPI operation
- Master or slave modes
- Independent transmit and receive shift registers
- Separate transmit and receive buffer registers
- Continuous transmit and receive operation
- Selectable clock polarity and phase control
- Programmable clock frequency in master mode
- Independent interrupt capability for receive and transmit
- Slave operation in LPM4

Figure 17-1 shows the USCI when configured for SPI mode.






Figure 17-1. USCI Block Diagram - SPI Mode



17.3 USCI Operation – SPI Mode

In SPI mode, serial data is transmitted and received by multiple devices using a shared clock provided by the master. An additional pin, UCxSTE, is provided to enable a device to receive and transmit data and is controlled by the master.

Three or four signals are used for SPI data exchange:

- UCxSIMO slave in, master out Master mode: UCxSIMO is the data output line. Slave mode: UCxSIMO is the data input line.
- UCxSOMI slave out, master in Master mode: UCxSOMI is the data input line. Slave mode: UCxSOMI is the data output line.
- UCxCLK USCI SPI clock Master mode: UCxCLK is an output. Slave mode: UCxCLK is an input.
- UCxSTE slave transmit enable. Used in 4-pin mode to allow multiple masters on a single bus. Not used in 3-pin mode. Table 17-1 describes the UCxSTE operation.

| | ruble 17 1. COXOTE Operation | | | | | | |
|--|------------------------------|---------------------|--------|----------|----------|--|--|
| | UCMODEx | UCxSTE Active State | UCxSTE | Slave | Master | | |
| | 01 | Lliah | 0 | Inactive | Active | | |
| | 01 | High | 1 | Active | Inactive | | |
| | 10 | L | 0 | Active | Inactive | | |
| | | Low | 1 | Inactive | Active | | |

Table 17-1. UCxSTE Operation

17.3.1 USCI Initialization and Reset

The USCI is reset by a PUC or by the UCSWRST bit. After a PUC, the UCSWRST bit is automatically set, keeping the USCI in a reset condition. When set, the UCSWRST bit resets the UCRXIE, UCTXIE, UCRXIFG, UCOE, and UCFE bits, and sets the UCTXIFG flag. Clearing UCSWRST releases the USCI for operation.

Note: Initializing or reconfiguring the USCI module

The recommended USCI initialization/reconfiguration process is:

- 1. Set UCSWRST (BIS.B #UCSWRST, &UCxCTL1).
- 2. Initialize all USCI registers with UCSWRST = 1 (including UCxCTL1).
- 3. Configure ports.
- 4. Clear UCSWRST via software (BIC.B #UCSWRST, &UCxCTL1).
- 5. Enable interrupts (optional) via UCRXIE and/or UCTXIE.

17.3.2 Character Format

The USCI module in SPI mode supports 7-bit and 8-bit character lengths selected by the UC7BIT bit. In 7-bit data mode, UCxRXBUF is LSB justified and the MSB is always reset. The UCMSB bit controls the direction of the transfer and selects LSB or MSB first.

Note: Default character format

The default SPI character transmission is LSB first. For communication with other SPI interfaces, MSB-first mode may be required.

Note: Character format for Figures

Figures throughout this chapter use MSB-first format.



4-Pin SPI Master Mode www.ti.com

17.3.3 Master Mode




Figure 17-2. USCI Master and External Slave

Figure 17-2 shows the USCI as a master in both 3-pin and 4-pin configurations. The USCI initiates data transfer when data is moved to the transmit data buffer UCxTXBUF. The UCxTXBUF data is moved to the transmit (TX) shift register when the TX shift register is empty, initiating data transfer on UCxSIMO starting with either the MSB or LSB, depending on the UCMSB setting. Data on UCxSOMI is shifted into the receive shift register on the opposite clock edge. When the character is received, the receive data is moved from the receive (RX) shift register to the received data buffer UCxRXBUF and the receive interrupt flag UCRXIFG is set, indicating the RX/TX operation is complete.

A set transmit interrupt flag, UCTXIFG, indicates that data has moved from UCxTXBUF to the TX shift register and UCxTXBUF is ready for new data. It does not indicate RX/TX completion.

To receive data into the USCI in master mode, data must be written to UCxTXBUF, because receive and transmit operations operate concurrently.

4-Pin SPI Master Mode

In 4-pin master mode, UCxSTE is used to prevent conflicts with another master and controls the master as described in Table 17-1. When UCxSTE is in the master-inactive state:

- UCxSIMO and UCxCLK are set to inputs and no longer drive the bus.
- The error bit UCFE is set, indicating a communication integrity violation to be handled by the user.
- The internal state machines are reset and the shift operation is aborted.

If data is written into UCxTXBUF while the master is held inactive by UCxSTE, it is transmit as soon as UCxSTE transitions to the master-active state. If an active transfer is aborted by UCxSTE transitioning to the master-inactive state, the data must be rewritten into UCxTXBUF to be transferred when UCxSTE transitions back to the master-active state. The UCxSTE input signal is not used in 3-pin master mode.



www.ti.com 4-Pin SPI Slave Mode

17.3.4 Slave Mode




Figure 17-3. USCI Slave and External Master

Figure 17-3 shows the USCI as a slave in both 3-pin and 4-pin configurations. UCxCLK is used as the input for the SPI clock and must be supplied by the external master. The data-transfer rate is determined by this clock and not by the internal bit clock generator. Data written to UCxTXBUF and moved to the TX shift register before the start of UCxCLK is transmitted on UCxSOMI. Data on UCxSIMO is shifted into the receive shift register on the opposite edge of UCxCLK and moved to UCxRXBUF when the set number of bits are received. When data is moved from the RX shift register to UCxRXBUF, the UCRXIFG interrupt flag is set, indicating that data has been received. The overrun error bit UCOE is set when the previously received data is not read from UCxRXBUF before new data is moved to UCxRXBUF.

4-Pin SPI Slave Mode

In 4-pin slave mode, UCxSTE is used by the slave to enable the transmit and receive operations and is provided by the SPI master. When UCxSTE is in the slave-active state, the slave operates normally. When UCxSTE is in the slave- inactive state:

- Any receive operation in progress on UCxSIMO is halted.
- UCxSOMI is set to the input direction.
- The shift operation is halted until the UCxSTE line transitions into the slave transmit active state.

The UCxSTE input signal is not used in 3-pin slave mode.

17.3.5 SPI Enable

When the USCI module is enabled by clearing the UCSWRST bit, it is ready to receive and transmit. In master mode, the bit clock generator is ready, but is not clocked nor producing any clocks. In slave mode, the bit clock generator is disabled and the clock is provided by the master.

A transmit or receive operation is indicated by UCBUSY = 1.

A PUC or set UCSWRST bit disables the USCI immediately and any active transfer is terminated.

Transmit Enable

In master mode, writing to UCxTXBUF activates the bit clock generator, and the data begins to transmit.

In slave mode, transmission begins when a master provides a clock and, in 4-pin mode, when the UCxSTE is in the slave-active state.

Receive Enable

The SPI receives data when a transmission is active. Receive and transmit operations operate concurrently.



Receive Enable www.ti.com

17.3.6 Serial Clock Control

UCxCLK is provided by the master on the SPI bus. When UCMST = 1, the bit clock is provided by the USCI bit clock generator on the UCxCLK pin. The clock used to generate the bit clock is selected with the UCSSELx bits. When UCMST = 0, the USCI clock is provided on the UCxCLK pin by the master, the bit clock generator is not used, and the UCSSELx bits are don't care. The SPI receiver and transmitter operate in parallel and use the same clock source for data transfer.

The 16-bit value of UCBRx in the bit rate control registers (UCxxBR1 and UCxxBR0) is the division factor of the USCI clock source, BRCLK. The maximum bit clock that can be generated in master mode is BRCLK. Modulation is not used in SPI mode, and UCAxMCTL should be cleared when using SPI mode for USCI_A. The UCAxCLK/UCBxCLK frequency is given by:

 $f_{BitClock} = f_{BRCLK}/UCBRx$

Serial Clock Polarity and Phase

The polarity and phase of UCxCLK are independently configured via the UCCKPL and UCCKPH control bits of the USCI. Timing for each case is shown in Figure 17-4.




Figure 17-4. USCI SPI Timing With UCMSB = 1

17.3.7 Using the SPI Mode With Low-Power Modes

The USCI module provides automatic clock activation for use with low-power modes. When the USCI clock source is inactive because the device is in a low-power mode, the USCI module automatically activates it when needed, regardless of the control-bit settings for the clock source. The clock remains active until the USCI module returns to its idle condition. After the USCI module returns to the idle condition, control of the clock source reverts to the settings of its control bits.

In SPI slave mode, no internal clock source is required because the clock is provided by the external master. It is possible to operate the USCI in SPI slave mode while the device is in LPM4 and all clock sources are disabled. The receive or transmit interrupt can wake up the CPU from any low-power mode.



17.3.8 SPI Interrupts

The USCI has only one interrupt vector that is shared for transmission and for reception. USCI_Ax and USC_Bx do not share the same interrupt vector.

SPI Transmit Interrupt Operation

The UCTXIFG interrupt flag is set by the transmitter to indicate that UCxTXBUF is ready to accept another character. An interrupt request is generated if UCTXIE and GIE are also set. UCTXIFG is automatically reset if a character is written to UCxTXBUF. UCTXIFG is set after a PUC or when UCSWRST = 1. UCTXIE is reset after a PUC or when UCSWRST = 1.

Note: Writing to UCxTXBUF in SPI mode

Data written to UCxTXBUF when UCTXIFG = 0 may result in erroneous data transmission.

SPI Receive Interrupt Operation

The UCRXIFG interrupt flag is set each time a character is received and loaded into UCxRXBUF. An interrupt request is generated if UCRXIE and GIE are also set. UCRXIFG and UCRXIE are reset by a system reset PUC signal or when UCSWRST = 1. UCRXIFG is automatically reset when UCxRXBUF is read.

UCxIV, Interrupt Vector Generator

The USCI interrupt flags are prioritized and combined to source a single interrupt vector. The interrupt vector register UCxIV is used to determine which flag requested an interrupt. The highest-priority enabled interrupt generates a number in the UCxIV register that can be evaluated or added to the program counter (PC) to automatically enter the appropriate software routine. Disabled interrupts do not affect the UCxIV value.

Any access, read or write, of the UCxIV register automatically resets the highest-pending interrupt flag. If another interrupt flag is set, another interrupt is immediately generated after servicing the initial interrupt.

UCxIV Software Example

The following software example shows the recommended use of UCxIV. The UCxIV value is added to the PC to automatically jump to the appropriate routine. The following example is given for USCI_B0.

```
USCI_SPI_ISR
        ADD
                  &UCB0IV, PC ; Add offset to jump table
        RETI
                               ; Vector 0: No interrupt
        JMP
                  RXIFG_ISR
                              ; Vector 2: RXIFG
TXIFG ISR
                              ; Vector 4: TXIFG
                               ; Task starts here
                              ; Return
        RETI
RXIFG_ISR
                              ; Vector 2
                              ; Task starts here
        RETI
                               ; Return
```



17.4 USCI Registers - SPI Mode

The USCI registers applicable in SPI mode are listed in Table 17-2 and Table 17-3. The base addresses can be found in the device-specific data sheet. The address offsets are listed in Table 17-2 and Table 17-3.

Table 17-2. USCI_Ax Registers

| Register | Short Form | Register Type | Register Access | Address Offset | Initial State |
|-------------------------------|------------|---------------|--------------------|----------------|---------------|
| USCI_Ax Control Word 0 | UCAxCTLW0 | Read/write | Word | 00h | 0001h |
| USCI_Ax Control 1 | UCAxCTL1 | Read/write | Byte | 00h | 01h |
| USCI_Ax Control 0 | UCAxCTL0 | Read/write | Byte | 01h | 00h |
| USCI_Ax Bit Rate Control Word | UCAxBRW | Read/write | Word | 06h | 0000h |
| USCI_Ax Bit Rate Control 0 | UCAxBR0 | Read/write | Byte | 06h | 00h |
| USCI_Ax Bit Rate Control 1 | UCAxBR1 | Read/write | Byte | 07h | 00h |
| USCI_Ax Modulation Control | UCAxMCTL | Read/write | Byte | 08h | 00h |
| USCI_Ax Status | UCAxSTAT | Read/write | Byte | 0Ah | 00h |
| Reserved - reads zero | | Read | Byte | 0Bh | 00h |
| USCI_Ax Receive Buffer | UCAxRXBUF | Read/write | Byte | 0Ch | 00h |
| Reserved - reads zero | | Read | Byte | 0Dh | 00h |
| USCI_Ax Transmit Buffer | UCAxTXBUF | Read/write | Byte | 0Eh | 00h |
| Reserved - reads zero | | Read | Byte | 0Fh | 00h |
| USCI_Ax Interrupt Control | UCAxICTL | Read/write | Word | 1Ch | 0200h |
| USCI_Ax Interrupt Enable | UCAxIE | Read/write | Byte | 1Ch | 00h |
| USCI_Ax Interrupt Flag | UCAxIFG | Read/write | Byte | 1Dh | 02h |
| USCI_Ax Interrupt Vector | UCAxIV | Read | Word | 1Eh | 0000h |

Table 17-3. USCI_Bx Registers

| Register | Short Form | Register Type | Register Access | Address Offset | Initial State |
|-------------------------------|------------|---------------|--------------------|----------------|---------------|
| USCI_Bx Control Word 0 | UCBxCTLW0 | Read/write | Word | 00h | 0101h |
| USCI_Bx Control 1 | UCBxCTL1 | Read/write | Byte | 00h | 01h |
| USCI_Bx Control 0 | UCBxCTL0 | Read/write | Byte | 01h | 01h |
| USCI_Bx Bit Rate Control Word | UCBxBRW | Read/write | Word | 06h | 0000h |
| USCI_Bx Bit Rate Control 0 | UCBxBR0 | Read/write | Byte | 06h | 00h |
| USCI_Bx Bit Rate Control 1 | UCBxBR1 | Read/write | Byte | 07h | 00h |
| USCI_Bx Modulation Control | UCBxMCTL | Read/write | Byte | 08h | 00h |
| USCI_Bx Status | UCBxSTAT | Read/write | Byte | 0Ah | 00h |
| Reserved - reads zero | | Read | Byte | 0Bh | 00h |
| USCI_Bx Receive Buffer | UCBxRXBUF | Read/write | Byte | 0Ch | 00h |
| Reserved - reads zero | | Read | Byte | 0Dh | 00h |
| USCI_Bx Transmit Buffer | UCBxTXBUF | Read/write | Byte | 0Eh | 00h |
| Reserved - reads zero | | Read | Byte | 0Fh | 00h |
| USCI_Bx Interrupt Control | UCBxICTL | Read/write | Word | 1Ch | 0200h |
| USCI_Bx Interrupt Enable | UCBxIE | Read/write | Byte | 1Ch | 00h |
| USCI_Bx Interrupt Flag | UCBxIFG | Read/write | Byte | 1Dh | 02h |
| USCI_Bx Interrupt Vector | UCBxIV | Read | Word | 1Eh | 0000h |



USCI_Ax Control Register 0 (UCAxCTL0) USCI_Bx Control Register 0 (UCBxCTL0)

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--------------|-----------|--------------------------|---------------------|----------------------|-------------------|----------------|--|
| UCCKPH | UCCKPL | UCMSB | UC7BIT | UCMST | UCM | ODEx | UCSYNC=1 |
| rw-0 | rw-0 | rw-0 | rw-0 | rw-0 | rw-0 | rw-0 | rw-0 ⁽¹⁾ rw-1 ⁽²⁾ |
| UCCKPH | Bit 7 | Clock phase sel | ect | | | | |
| | | 0 Data is c | hanged on the firs | st UCLK edge and o | aptured on the fo | ollowing edge. | |
| | | 1 Data is c | aptured on the fire | st UCLK edge and o | changed on the fo | ollowing edge. | |
| UCCKPL | Bit 6 | Clock polarity se | elect | | | | |
| | | 0 The inac | tive state is low. | | | | |
| | | 1 The inac | tive state is high. | | | | |
| UCMSB | Bit 5 | MSB first select | . Controls the dire | ction of the receive | and transmit shit | ft register. | |
| | | 0 LSB first | | | | | |
| | | 1 MSB first | t | | | | |
| UC7BIT | Bit 4 | Character length | n. Selects 7-bit or | 8-bit character leng | th. | | |
| | | 0 8-bit data | a | | | | |
| | | 1 7-bit data | a | | | | |
| UCMST | Bit 3 | Master mode se | elect | | | | |
| | | 0 Slave mo | ode | | | | |
| | | 1 Master m | node | | | | |
| UCMODEx | Bits 2-1 | USCI mode. The | e UCMODEx bits | select the synchron | ous mode when | UCSYNC = 1. | |
| | | 00 3-pin SP | I | | | | |
| | | 01 4-pin SP | I with UCxSTE ac | tive high: Slave ena | bled when UCxS | STE = 1 | |
| | | 10 4-pin SP | I with UCxSTE ac | tive low: Slave enat | oled when UCxS | TE = 0 | |
| | | 11 I ² C mode | e | | | | |
| UCSYNC | Bit 0 | Synchronous m | ode enable | | | | |
| | | 0 Asynchro | onous mode | | | | |
| | | 1 Synchror | nous mode | | | | |
| (1) UCAxCTL0 | (USCL Ax) | | | | | | |

UCAxCTL0 (USCI_Ax) UCBxCTL0 (USCI_Bx)

USCI_Ax Control Register 1 (UCAxCTL1) USCI_Bx Control Register 1 (UCBxCTL1)

| 7 | 6 | | 5 | 4 | 3 | 2 | 1 | 0 |
|---------|----------|--------|-----------------------------|------------------|---------------------|--------------------|------------------|-----------|
| UCS | SELx | | Unused | | | | | |
| rw-0 | rw-0 | | 7-0 ⁽¹⁾ | rw-0 | rw-0 | rw-0 | rw-0 | rw-1 |
| UCSSELx | Bits 7-6 | | clock source used in sla | | bits select the BRC | CLK source clock i | n master mode. l | JCxCLK is |
| | | 00 | NA | | | | | |
| | | 01 | ACLK | | | | | |
| | | 10 | SMCLK | | | | | |
| | | 11 | SMCLK | | | | | |
| Unused | Bits 5-1 | Unused | d | | | | | |
| UCSWRST | Bit 0 | Softwa | re reset ena | able | | | | |
| | | 0 | Disabled. U | SCI reset relea | sed for operation. | | | |
| | | 1 | | SCI logic held i | | | | |



| USCI_Ax Bit Rate Control | Register 0 (UCAxBR0) |
|---------------------------------|----------------------|
| USCI Bx Bit Rate Control | Register 0 (UCBxBR1) |

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
|----|------------------|----|----|----|----|----|----|--|--|
| | UCBRx - low byte | | | | | | | | |
| rw | rw | rw | rw | rw | rw | rw | rw | | |

USCI_Ax Bit Rate Control Register 1 (UCAxBR1) USCI_Bx Bit Rate Control Register 1 (UCBxBR1)

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|----|-------------------|----|----|----|----|----|----|--|
| | UCBRx - high byte | | | | | | | |
| rw | rw | rw | rw | rw | rw | rw | rw | |

UCBRx Bits 7-0 Bit clock prescaler. The 16-bit value of (UCxxBR0 + UCxxBR1 × 256) forms the prescaler value UCBRx.

USCI_Ax Modulation Control Register (UCAxMCTL)

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|------|------|------|------|------|------|------|
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| rw-0 | rw-0 | rw-0 | rw-0 | rw-0 | rw-0 | rw-0 | rw-0 |

Bits 7-0 Write as 0



USCI_Ax Status Register (UCAxSTAT) USCI_Bx Status Register (UCBxSTAT)

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----------|----------|-------------------|---|--|---|--|--------|
| UCLISTEN | UCFE | UCOE | UCOE Unused | | | | UCBUSY |
| rw-0 | rw-0 | rw-0 | rw-0 ⁽¹⁾ r0 ⁽²⁾ | rw-0 ⁽¹⁾ r0 ⁽²⁾ | rw-0 ⁽¹⁾ r0 ⁽²⁾ | rw-0 ⁽¹⁾ r0 ⁽²⁾ | r-0 |
| UCLISTEN | Bit 7 | Listen enable. Th | ne UCLISTEN bit | selects loopback i | mode. | | |
| | | 0 Disabled | | | | | |
| | | 1 Enabled. | The transmitter or | utput is internally f | ed back to the rec | eiver. | |
| UCFE | Bit 6 | • | Framing error flag. This bit indicates a bus conflict in 4-wire master mode. UCFE is not used in 3-wire master or any slave mode. | | | | |
| | | 0 No error | | | | | |
| | | 1 Bus confli | ct occurred. | | | | |
| UCOE | Bit 5 | character was re | ad. UCOE is clea | | s transferred into l when UCxRXBUF /. | | |
| | | 0 No error | | | | | |
| | | 1 Overrun e | rror occurred. | | | | |
| Unused | Bits 4-1 | Unused | | | | | |
| UCBUSY | Bit 0 | USCI busy. This | bit indicates if a t | ransmit or receive | operation is in pro | ogress. | |
| | | 0 USCI inac | ctive | | | | |
| | | 1 USCI tran | smitting or receiv | ing | | | |

⁽¹⁾ UCAxSTAT (USCI_Ax)

USCI_Ax Receive Buffer Register (UCAxRXBUF) USCI_Bx Receive Buffer Register (UCBxRXBUF)

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----------|---|---|---|---|---|---|---|
| UCRXBUFx | | | | | | | |
| r | r | r | r | r | r | r | r |
| | | | | | | | |

UCRXBUFx

Bits 7-0

The receive-data buffer is user accessible and contains the last received character from the receive shift register. Reading UCxRXBUF resets the receive-error bits and UCRXIFG. In 7-bit data mode, UCxRXBUF is LSB justified and the MSB is always reset.

USCI_Ax Transmit Buffer Register (UCAxTXBUF) USCI_Bx Transmit Buffer Register (UCBxTXBUF)



UCTXBUFx

Bits 7-0

The transmit data buffer is user accessible and holds the data waiting to be moved into the transmit shift register and transmitted. Writing to the transmit data buffer clears UCTXIFG. The MSB of UCxTXBUF is

not used for 7-bit data and is reset.

⁽²⁾ UCBxSTAT (USCI_Bx)



USCI_Ax Interrupt Enable Register (UCAxIE) USCI_Bx Interrupt Enable Register (UCBxIE)

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-----|-----|--------|--------|-----|-----|------|------|
| | | UCTXIE | UCRXIE | | | | |
| r-O | r-∩ | r-O | r-O | r-O | r-O | rw-0 | rw-0 |

Reserved Bits 7-2 Reserved

UCTXIE Bit 1 Transmit interrupt enable

0 Interrupt disabled1 Interrupt enabled

UCRXIE Bit 0 Receive interrupt enable

0 Interrupt disabled1 Interrupt enabled

USCI_Ax Interrupt Flag Register (UCAxIFG) USCI_Bx Interrupt Flag Register (UCBxIFG)

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-----|-----|---------|---------|-----|-----|------|------|
| | | UCTXIFG | UCRXIFG | | | | |
| r-0 | r-0 | r-0 | r-0 | r-0 | r-0 | rw-1 | rw-0 |

Reserved Bits 7-2 Reserved

UCTXIFG Bit 1 Transmit interrupt flag. UCTXIFG is set when UCxxTXBUF empty.

No interrupt pendingInterrupt pending

UCRXIFG Bit 0 Receive interrupt flag. UCRXIFG is set when UCxxRXBUF has received a complete character.

No interrupt pendingInterrupt pending

USCI_Ax Interrupt Vector Register (UCAxIV) USCI_Bx Interrupt Vector Register (UCBxIV)

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|----|----|----|-----|-----|-----|-----|----|
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| r0 | r0 | r0 | r0 | rO | r0 | rO | r0 |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0 | 0 | 0 | 0 | 0 | UC | IVx | 0 |
| r0 | r0 | r0 | r-0 | r-0 | r-0 | r-0 | r0 |

UCIVx Bits 15-0 USCI interrupt vector value

| UCAxIV/ UCBxIV Contents | Interrupt Source | Interrupt Flag | Interrupt Priority |
|-------------------------------|-----------------------|----------------|--------------------|
| 000h | No interrupt pending | _ | |
| 002h | Data received | UCRXIFG | Highest |
| 004h | Transmit buffer empty | UCTXIFG | Lowest |



Universal Serial Communication Interface - I2C Mode

The universal serial communication interface (USCI) supports multiple serial communication modes with one hardware module. This chapter discusses the operation of the I²C mode.

| Topic | | Page |
|-------|--|------|
| | | |
| 18.1 | Universal Serial Communication Interface (USCI) Overview | 466 |
| 18.2 | USCI Introduction – I ² C Mode | 467 |
| 18.3 | USCI Operation – I ² C Mode | 468 |
| 18.4 | USCI Registers- I ² C Mode | 487 |
| | | |



18.1 Universal Serial Communication Interface (USCI) Overview

The USCI modules support multiple serial communication modes. Different USCI modules support different modes. Each different USCI module is named with a different letter. For example, USCI_A is different from USCI_B, etc. If more than one identical USCI module is implemented on one device, those modules are named with incrementing numbers. For example, if one device has two USCI_A modules, they are named USCI_A0 and USCI_A1. See the device-specific data sheet to determine which USCI modules, if any, are implemented on each device.

USCI_Ax modules support:

- UART mode
- Pulse shaping for IrDA communications
- · Automatic baud-rate detection for LIN communications
- SPI mode

USCI_Bx modules support:

- I²C mode
- SPI mode



18.2 USCI Introduction – I²C Mode

In I^2C mode, the USCI module provides an interface between the device and I^2C -compatible devices connected by the two-wire I^2C serial bus. External components attached to the I^2C bus serially transmit and/or receive serial data to/from the USCI module through the 2-wire I^2C interface.

The I²C mode features include:

- Compliance to the Philips Semiconductor I²C specification v2.1
- 7-bit and 10-bit device addressing modes
- General call
- START/RESTART/STOP
- Multi-master transmitter/receiver mode
- Slave receiver/transmitter mode
- Standard mode up to 100 kbps and fast mode up to 400 kbps support
- Programmable UCxCLK frequency in master mode
- · Designed for low power
- Slave receiver START detection for auto wake up from LPMx modes
- Slave operation in LPM4

Figure 18-1 shows the USCI when configured in I²C mode.






Figure 18-1. USCI Block Diagram – I²C Mode

18.3 USCI Operation – I²C Mode

The I²C mode supports any slave or master I²C-compatible device. Figure 18-2 shows an example of an I²C bus. Each I²C device is recognized by a unique address and can operate as either a transmitter or a receiver. A device connected to the I²C bus can be considered as the master or the slave when performing data transfers. A master initiates a data transfer and generates the clock signal SCL. Any device addressed by a master is considered a slave.

I²C data is communicated using the serial data (SDA) pin and the serial clock (SCL) pin. Both SDA and SCL are bidirectional and must be connected to a positive supply voltage using a pullup resistor.






Figure 18-2. I²C Bus Connection Diagram

Note: SDA and SCL levels

The SDA and SCL pins must not be pulled up above the device V_{CC} level.

18.3.1 USCI Initialization and Reset

The USCI is reset by a PUC or by setting the UCSWRST bit. After a PUC, the UCSWRST bit is automatically set, keeping the USCI in a reset condition. To select I²C operation, the UCMODEx bits must be set to 11. After module initialization, it is ready for transmit or receive operation. Clearing UCSWRST releases the USCI for operation.

Configuring and reconfiguring the USCI module should be done when UCSWRST is set to avoid unpredictable behavior. Setting UCSWRST in I²C mode has the following effects:

- I²C communication stops.
- SDA and SCL are high impedance.
- UCBxI2CSTAT, bits 6–0 are cleared.
- Registers UCBxIE and UCBxIFG are cleared.
- All other bits and register remain unchanged.

Note: Initializing or re-configuring the USCI module

The recommended USCI initialization/reconfiguration process is:

- 1. Set UCSWRST (BIS.B #UCSWRST, &UCxCTL1).
- 2. Initialize all USCI registers with UCSWRST = 1 (including UCxCTL1).
- 3. Configure ports.
- 4. Clear UCSWRST via software (BIC.B #UCSWRST, &UCxCTL1).
- Enable interrupts (optional).

18.3.2 PC Serial Data

One clock pulse is generated by the master device for each data bit transferred. The I²C mode operates with byte data. Data is transferred MSB first as shown in Figure 18-3.

The first byte after a START condition consists of a 7-bit slave address and the R/\overline{W} bit. When $R/\overline{W} = 0$, the master transmits data to a slave. When $R/\overline{W} = 1$, the master receives data from a slave. The ACK bit is sent from the receiver after each byte on the ninth SCL clock.






Figure 18-3. I²C Module Data Transfer

START and STOP conditions are generated by the master and are shown in Figure 18-3. A START condition is a high-to-low transition on the SDA line while SCL is high. A STOP condition is a low-to-high transition on the SDA line while SCL is high. The bus busy bit, UCBBUSY, is set after a START and cleared after a STOP.

Data on SDA must be stable during the high period of SCL (see Figure 18-4). The high and low state of SDA can only change when SCL is low, otherwise START or STOP conditions are generated.




Figure 18-4. Bit Transfer on I²C Bus



www.ti.com 7-Bit Addressing

18.3.3 PC Addressing Modes

The I²C mode supports 7-bit and 10-bit addressing modes.

7-Bit Addressing

In the 7-bit addressing format (see Figure 18-5), the first byte is the 7-bit slave address and the R/\overline{W} bit. The ACK bit is sent from the receiver after each byte.




Figure 18-5. I²C Module 7-Bit Addressing Format

10-Bit Addressing

In the 10-bit addressing format (see Figure 18-6), the first byte is made up of 11110b plus the two MSBs of the 10-bit slave address and the R/W bit. The ACK bit is sent from the receiver after each byte. The next byte is the remaining eight bits of the 10-bit slave address, followed by the ACK bit and the 8-bit data. See I2C Slave 10-bit Addressing Mode and I2C Master 10-bit Addressing Mode for details how to use the 10-bit addressing mode with the USCI module.




Figure 18-6. I²C Module 10-Bit Addressing Format

Repeated Start Conditions

The direction of data flow on SDA can be changed by the master, without first stopping a transfer, by issuing a repeated START condition. This is called a RESTART. After a RESTART is issued, the slave address is again sent out with the new data direction specified by the R/W bit. The RESTART condition is shown in Figure 18-7.




Figure 18-7. I²C Module Addressing Format With Repeated START Condition



Slave Mode www.ti.com

18.3.4 PC Module Operating Modes

In I²C mode, the USCI module can operate in master transmitter, master receiver, slave transmitter, or slave receiver mode. The modes are discussed in the following sections. Time lines are used to illustrate the modes.

Figure 18-8 shows how to interpret the time-line figures. Data transmitted by the master is represented by grey rectangles; data transmitted by the slave is represented by white rectangles. Data transmitted by the USCI module, either as master or slave, is shown by rectangles that are taller than the others.

Actions taken by the USCI module are shown in grey rectangles with an arrow indicating where in the the data stream the action occurs. Actions that must be handled with software are indicated with white rectangles with an arrow pointing to where in the data stream the action must take place.




Figure 18-8. I²C Time-Line Legend

Slave Mode

The USCI module is configured as an I^2C slave by selecting the I^2C mode with UCMODEx = 11 and UCSYNC = 1 and clearing the UCMST bit.

Initially, the USCI module must to be configured in receiver mode by clearing the UCTR bit to receive the I^2C address. Afterwards, transmit and receive operations are controlled automatically, depending on the R/W bit received together with the slave address.

The USCI slave address is programmed with the UCBxI2COA register. When UCA10 = 0, 7-bit addressing is selected. When UCA10 = 1, 10-bit addressing is selected. The UCGCEN bit selects if the slave responds to a general call.

When a START condition is detected on the bus, the USCI module receives the transmitted address and compare it against its own address stored in UCBxI2COA. The UCSTTIFG flag is set when address received matches the USCI slave address.



I²C Slave Transmitter Mode

Slave transmitter mode is entered when the slave address transmitted by the master is identical to its own address with a set R/W bit. The slave transmitter shifts the serial data out on SDA with the clock pulses that are generated by the master device. The slave device does not generate the clock, but it does hold SCL low while intervention of the CPU is required after a byte has been transmitted.

If the master requests data from the slave, the USCI module is automatically configured as a transmitter and UCTR and UCTXIFG become set. The SCL line is held low until the first data to be sent is written into the transmit buffer UCBxTXBUF. Then the address is acknowledged, the UCSTTIFG flag is cleared, and the data is transmitted. As soon as the data is transferred into the shift register, the UCTXIFG is set again. After the data is acknowledged by the master, the next data byte written into UCBxTXBUF is transmitted or, if the buffer is empty, the bus is stalled during the acknowledge cycle by holding SCL low until new data is written into UCBxTXBUF. If the master sends a NACK succeeded by a STOP condition, the UCSTPIFG flag is set. If the NACK is succeeded by a repeated START condition, the USCI I²C state machine returns to its address-reception state.

Figure 18-9 shows the slave transmitter operation.




Figure 18-9. I²C Slave Transmitter Mode



PC Slave Receiver Mode www.ti.com

I²C Slave Receiver Mode

Slave receiver mode is entered when the slave address transmitted by the master is identical to its own address and a cleared R/W bit is received. In slave receiver mode, serial data bits received on SDA are shifted in with the clock pulses that are generated by the master device. The slave device does not generate the clock, but it can hold SCL low if intervention of the CPU is required after a byte has been received.

If the slave should receive data from the master, the USCI module is automatically configured as a receiver and UCTR is cleared. After the first data byte is received, the receive interrupt flag UCRXIFG is set. The USCI module automatically acknowledges the received data and can receive the next data byte.

If the previous data was not read from the receive buffer UCBxRXBUF at the end of a reception, the bus is stalled by holding SCL low. As soon as UCBxRXBUF is read, the new data is transferred into UCBxRXBUF, an acknowledge is sent to the master, and the next data can be received.

Setting the UCTXNACK bit causes a NACK to be transmitted to the master during the next acknowledgment cycle. A NACK is sent even if UCBxRXBUF is not ready to receive the latest data. If the UCTXNACK bit is set while SCL is held low, the bus is released, a NACK is transmitted immediately, and UCBxRXBUF is loaded with the last received data. Because the previous data was not read, that data is lost. To avoid loss of data, the UCBxRXBUF must be read before UCTXNACK is set.

When the master generates a STOP condition, the UCSTPIFG flag is set.

If the master generates a repeated START condition, the USCI I²C state machine returns to its address reception state.

Figure 18-10 shows the the I²C slave receiver operation.



www.ti.com PC Slave Receiver Mode




Figure 18-10. I²C Slave Receiver Mode



I²C Slave 10-Bit Addressing Mode

The 10-bit addressing mode is selected when UCA10 = 1 and is as shown in Figure 18-11. In 10-bit addressing mode, the slave is in receive mode after the full address is received. The USCI module indicates this by setting the UCSTTIFG flag while the UCTR bit is cleared. To switch the slave into transmitter mode, the master sends a repeated START condition together with the first byte of the address but with the R/W bit set. This sets the UCSTTIFG flag if it was previously cleared by software, and the USCI modules switches to transmitter mode with UCTR = 1.




Figure 18-11. I²C Slave 10-Bit Addressing Mode

Master Mode

The USCI module is configured as an I^2C master by selecting the I^2C mode with UCMODEx = 11 and UCSYNC = 1 and setting the UCMST bit. When the master is part of a multi-master system, UCMM must be set and its own address must be programmed into the UCBxI2COA register. When UCA10 = 0, 7-bit addressing is selected. When UCA10 = 1, 10-bit addressing is selected. The UCGCEN bit selects if the USCI module responds to a general call.



I²C Master Transmitter Mode

After initialization, master transmitter mode is initiated by writing the desired slave address to the UCBxI2CSA register, selecting the size of the slave address with the UCSLA10 bit, setting UCTR for transmitter mode, and setting UCTXSTT to generate a START condition.

The USCI module checks if the bus is available, generates the START condition, and transmits the slave address. The UCTXIFG bit is set when the START condition is generated and the first data to be transmitted can be written into UCBxTXBUF. As soon as the slave acknowledges the address, the UCTXSTT bit is cleared.

Note: Handling of TXIFG in a multi-master system

In a multi-master system (UCMM =1), if the bus is unavailable, the USCI module waits and checks for bus release. Bus unavailability can occur even after the UCTXSTT bit has been set. While waiting for the bus to become available, the USCI may update the TXIFG based on SCL clock line activity. Checking the UCTXSTT bit to verify if the START condition has been sent ensures that the TXIFG is being serviced correctly.

The data written into UCBxTXBUF is transmitted if arbitration is not lost during transmission of the slave address. UCTXIFG is set again as soon as the data is transferred from the buffer into the shift register. If there is no data loaded to UCBxTXBUF before the acknowledge cycle, the bus is held during the acknowledge cycle with SCL low until data is written into UCBxTXBUF. Data is transmitted or the bus is held, as long as the UCTXSTP bit or UCTXSTT bit is not set.

Setting UCTXSTP generates a STOP condition after the next acknowledge from the slave. If UCTXSTP is set during the transmission of the slave's address or while the USCI module waits for data to be written into UCBxTXBUF, a STOP condition is generated, even if no data was transmitted to the slave. When transmitting a single byte of data, the UCTXSTP bit must be set while the byte is being transmitted or anytime after transmission begins, without writing new data into UCBxTXBUF. Otherwise, only the address is transmitted. When the data is transferred from the buffer to the shift register, UCTXIFG is set, indicating data transmission has begun, and the UCTXSTP bit may be set.

Setting UCTXSTT generates a repeated START condition. In this case, UCTR may be set or cleared to configure transmitter or receiver, and a different slave address may be written into UCBxl2CSA if desired.

If the slave does not acknowledge the transmitted data, the not-acknowledge interrupt flag UCNACKIFG is set. The master must react with either a STOP condition or a repeated START condition. If data was already written into UCBxTXBUF, it is discarded. If this data should be transmitted after a repeated START, it must be written into UCBxTXBUF again. Any set UCTXSTT is also discarded. To trigger a repeated START, UCTXSTT must be set again.

Figure 18-12 shows the I²C master transmitter operation.



PC Master Transmitter Mode www.ti.com




Figure 18-12. I²C Master Transmitter Mode

www.ti.com PC Master Receiver Mode

I²C Master Receiver Mode

After initialization, master receiver mode is initiated by writing the desired slave address to the UCBxI2CSA register, selecting the size of the slave address with the UCSLA10 bit, clearing UCTR for receiver mode, and setting UCTXSTT to generate a START condition.

The USCI module checks if the bus is available, generates the START condition, and transmits the slave address. As soon as the slave acknowledges the address, the UCTXSTT bit is cleared.

After the acknowledge of the address from the slave, the first data byte from the slave is received and acknowledged and the UCRXIFG flag is set. Data is received from the slave, as long as UCTXSTP or UCTXSTT is not set. If UCBxRXBUF is not read, the master holds the bus during reception of the last data bit and until the UCBxRXBUF is read.

If the slave does not acknowledge the transmitted address, the not-acknowledge interrupt flag UCNACKIFG is set. The master must react with either a STOP condition or a repeated START condition.

Setting the UCTXSTP bit generates a STOP condition. After setting UCTXSTP, a NACK followed by a STOP condition is generated after reception of the data from the slave, or immediately if the USCI module is currently waiting for UCBxRXBUF to be read.

If a master wants to receive a single byte only, the UCTXSTP bit must be set while the byte is being received. For this case, the UCTXSTT may be polled to determine when it is cleared:

```
BIS.B #UCTXSTT, &UCBOCTL1 ;Transmit START cond.

POLL_STT BIT.B #UCTXSTT, &UCBOCTL1 ;Poll UCTXSTT bit

JC POLL_STT ;When cleared,

BIS.B #UCTXSTP, &UCBOCTL1 ;transmit STOP cond.
```

Setting UCTXSTT generates a repeated START condition. In this case, UCTR may be set or cleared to configure transmitter or receiver, and a different slave address may be written into UCBxI2CSA if desired.

Figure 18-13 shows the I²C master receiver operation.

Note: Consecutive master transactions without repeated START

When performing multiple consecutive I^2C master transactions without the repeated START feature, the current transaction must be completed before the next one is initiated. This can be done by ensuring that the transmit STOP condition flag UCTXSTP is cleared before the next I^2C transaction is initiated with setting UCTXSTT = 1. Otherwise, the current transaction might be affected.



PC Master Receiver Mode www.ti.com





Figure 18-13. I²C Master Receiver Mode



I²C Master 10-Bit Addressing Mode

The 10-bit addressing mode is selected when UCSLA10 = 1 and is shown in Figure 18-14.

Master Transmitter



Master Receiver

Successful reception from a slave transmitter




Figure 18-14. I²C Master 10-Bit Addressing Mode



Arbitration www.ti.com

Arbitration

If two or more master transmitters simultaneously start a transmission on the bus, an arbitration procedure is invoked. Figure 18-15 shows the arbitration procedure between two devices. The arbitration procedure uses the data presented on SDA by the competing transmitters. The first master transmitter that generates a logic high is overruled by the opposing master generating a logic low. The arbitration procedure gives priority to the device that transmits the serial data stream with the lowest binary value. The master transmitter that lost arbitration switches to the slave receiver mode and sets the arbitration lost flag UCALIFG. If two or more devices send identical first bytes, arbitration continues on the subsequent bytes.




Figure 18-15. Arbitration Procedure Between Two Master Transmitters



www.ti.com Arbitration

If the arbitration procedure is in progress when a repeated START condition or STOP condition is transmitted on SDA, the master transmitters involved in arbitration must send the repeated START condition or STOP condition at the same position in the format frame. Arbitration is not allowed between:

- A repeated START condition and a data bit
- A STOP condition and a data bit
- A repeated START condition and a STOP condition

18.3.5 PC Clock Generation and Synchronization

The I²C clock SCL is provided by the master on the I²C bus. When the USCI is in master mode, BITCLK is provided by the USCI bit clock generator and the clock source is selected with the UCSSELx bits. In slave mode, the bit clock generator is not used and the UCSSELx bits are don't care.

The 16-bit value of UCBRx in registers UCBxBR1 and UCBxBR0 is the division factor of the USCI clock source, BRCLK. The maximum bit clock that can be used in single master mode is f_{BRCLK}/4. In multi-master mode, the maximum bit clock is f_{BRCLK}/8. The BITCLK frequency is given by:

$$f_{BitClock} = f_{BRCLK}/UCBRx$$

The minimum high and low periods of the generated SCL are:

 $t_{\text{LOW,MIN}} = t_{\text{HIGH,MIN}} = (\text{UCBRx/2})/f_{\text{BRCLK}} \text{ when UCBRx is even}$

 $t_{LOW.MIN} = t_{HIGH.MIN} = (UCBRx - 1/2)/f_{BRCLK}$ when UCBRx is odd

The USCI clock source frequency and the prescaler setting UCBRx must to be chosen such that the minimum low and high period times of the I²C specification are met.

During the arbitration procedure the clocks from the different masters must be synchronized. A device that first generates a low period on SCL overrules the other devices, forcing them to start their own low periods. SCL is then held low by the device with the longest low period. The other devices must wait for SCL to be released before starting their high periods. Figure 18-16 shows the clock synchronization. This allows a slow slave to slow down a fast master.




Figure 18-16. Synchronization of Two I²C Clock Generators During Arbitration



Clock Stretching www.ti.com

Clock Stretching

The USCI module supports clock stretching and also makes use of this feature as described in the Operation Mode sections.

The UCSCLLOW bit can be used to observe if another device pulls SCL low while the USCI module already released SCL due to the following conditions:

- USCI is acting as master and a connected slave drives SCL low.
- USCI is acting as master and another master drives SCL low during arbitration.

The UCSCLLOW bit is also active if the USCI holds SCL low because it is waiting as transmitter for data being written into UCBxTXBUF or as receiver for the data being read from UCBxRXBUF.

The UCSCLLOW bit might get set for a short time with each rising SCL edge because the logic observes the external SCL and compares it to the internally generated SCL.

18.3.6 Using the USCI Module in &C Mode With Low-Power Modes

The USCI module provides automatic clock activation for use with low-power modes. When the USCI clock source is inactive because the device is in a low-power mode, the USCI module automatically activates it when needed, regardless of the control-bit settings for the clock source. The clock remains active until the USCI module returns to its idle condition. After the USCI module returns to the idle condition, control of the clock source reverts to the settings of its control bits.

In I^2C slave mode, no internal clock source is required because the clock is provided by the external master. It is possible to operate the USCI in I^2C slave mode while the device is in LPM4 and all internal clock sources are disabled. The receive or transmit interrupts can wake up the CPU from any low-power mode.

18.3.7 USCI Interrupts in fC Mode

The USCI has only one interrupt vector that is shared for transmission, reception, and the state change. USCI_Ax and USC_Bx do not share the same interrupt vector.

Each interrupt flag has its own interrupt enable bit. When an interrupt is enabled and the GIE bit is set, the interrupt flag generates an interrupt request. DMA transfers are controlled by the UCTXIFG and UCRXIFG flags on devices with a DMA controller.

I²C Transmit Interrupt Operation

The UCTXIFG interrupt flag is set by the transmitter to indicate that UCBxTXBUF is ready to accept another character. An interrupt request is generated if UCTXIE and GIE are also set. UCTXIFG is automatically reset if a character is written to UCBxTXBUF or if a NACK is received. UCTXIFG is set when UCSWRST = 1 and the I²C mode is selected. UCTXIE is reset after a PUC or when UCSWRST = 1.

I²C Receive Interrupt Operation

The UCRXIFG interrupt flag is set when a character is received and loaded into UCBxRXBUF. An interrupt request is generated if UCRXIE and GIE are also set. UCRXIFG and UCRXIE are reset after a PUC signal or when UCSWRST = 1. UCRXIFG is automatically reset when UCxRXBUF is read.



I²C State Change Interrupt Operation

Table 18-1 describes the I²C state change interrupt flags.

Table 18-1. I²C State Change Interrupt Flags

| Interrupt Flag | Interrupt Condition |
|----------------|--|
| UCALIFG | Arbitration-lost. Arbitration can be lost when two or more transmitters start a transmission simultaneously, or when the USCI operates as master but is addressed as a slave by another master in the system. The UCALIFG flag is set when arbitration is lost. When UCALIFG is set, the UCMST bit is cleared and the I ² C controller becomes a slave. |
| UCNACKIFG | Not-acknowledge interrupt. This flag is set when an acknowledge is expected but is not received. UCNACKIFG is automatically cleared when a START condition is received. |
| UCSTTIFG | START condition detected interrupt. This flag is set when the I ² C module detects a START condition together with its own address while in slave mode. UCSTTIFG is used in slave mode only and is automatically cleared when a STOP condition is received. |
| UCSTPIFG | STOP condition detected interrupt. This flag is set when the I ² C module detects a STOP condition while in slave mode. UCSTPIFG is used in slave mode only and is automatically cleared when a START condition is received. |



UCBxIV, Interrupt Vector Generator

The USCI interrupt flags are prioritized and combined to source a single interrupt vector. The interrupt vector register UCBxIV is used to determine which flag requested an interrupt. The highest-priority enabled interrupt generates a number in the UCBxIV register that can be evaluated or added to the PC to automatically enter the appropriate software routine. Disabled interrupts do not affect the UCBxIV value.

Any access, read or write, of the UCBxIV register automatically resets the highest-pending interrupt flag. If another interrupt flag is set, another interrupt is immediately generated after servicing the initial interrupt.

UCBxIV Software Example

The following software example shows the recommended use of UCBxIV. The UCBxIV value is added to the PC to automatically jump to the appropriate routine. The example is given for USCI_B0.

```
USCI_I2C_ISR
         ADD
                 &UCBOIV, PC ; Add offset to jump table
                             ; Vector 0: No interrupt
        RETT
         JMP
                ALIFG_ISR ; Vector 2: ALIFG
         JMP
                 NACKIFG_ISR ; Vector 4: NACKIFG
                 STTIFG_ISR ; Vector 6: STTIFG
         JMP
         JMP
                 STPIFG ISR ; Vector 8: STPIFG
                 RXIFG_ISR
                              ; Vector 10: RXIFG
         JMP
TXIFG_ISR
                              ; Vector 12
                               ; Task starts here
                               ; Return
        RETI
ALIFG_ISR
                               ; Vector 2
                               ; Task starts here
         . . .
                               ; Return
        RETI
NACKIFG_ISR
                               ; Vector 4
                               ; Task starts here
        RETI
                               ; Return
STTIFG_ISR
                               ; Vector 6
                               ; Task starts here
        RETI
                               ; Return
STPIFG_ISR
                               ; Vector 8
                               ; Task starts here
        RETI
                               ; Return
RXIFG_ISR
                               ; Vector 10
                               ; Task starts here
                               ; Return
        RETI
```



18.4 USCI Registers- I²C Mode

The USCI registers applicable in I^2C mode are listed in Table 18-2. The base address can be found in the device-specific data sheet. The address offsets are listed in Table 18-2.

Table 18-2. USCI_Bx Registers

| Register | Short Form | Register Type | Register Access | Address Offset | Initial State |
|--|------------|---------------|--------------------|----------------|---------------|
| USCI_Bx Control Word 0 | UCBxCTLW0 | Read/write | Word | 00h | 0101h |
| USCI_Bx Control 1 | UCBxCTL1 | Read/write | Byte | 00h | 01h |
| USCI_Bx Control 0 | UCBxCTL0 | Read/write | Byte | 01h | 01h |
| USCI_Bx Bit Rate Control Word | UCBxBRW | Read/write | Word | 06h | 0000h |
| USCI_Bx Bit Rate Control 0 | UCBxBR0 | Read/write | Byte | 06h | 00h |
| USCI_Bx Bit Rate Control 1 | UCBxBR1 | Read/write | Byte | 07h | 00h |
| USCI_Bx Status | UCBxSTAT | Read/write | Byte | 0Ah | 00h |
| Reserved - reads zero | | Read | Byte | 0Bh | 00h |
| USCI_Bx Receive Buffer | UCBxRXBUF | Read/write | Byte | 0Ch | 00h |
| Reserved - reads zero | | Read | Byte | 0Dh | 00h |
| USCI_Bx Transmit Buffer | UCBxTXBUF | Read/write | Byte | 0Eh | 00h |
| Reserved - reads zero | | Read | Byte | 0Fh | 00h |
| USCI_Bx I ² C Own Address | UCBxI2COA | Read/write | Word | 10h | 0000h |
| USCI_Bx I ² C Slave Address | UCBxI2CSA | Read/write | Word | 12h | 0000h |
| USCI_Bx Interrupt Control | UCBxICTL | Read/write | Word | 1Ch | 0200h |
| USCI_Bx Interrupt Enable | UCBxIE | Read/write | Byte | 1Ch | 00h |
| USCI_Bx Interrupt Flag | UCBxIFG | Read/write | Byte | 1Dh | 02h |
| USCI_Bx Interrupt Vector | UCBxIV | Read | Word | 1Eh | 0000h |



USCI_Bx Control Register 0 (UCBxCTL0)

| 7 | 6 | | 5 | 4 | 3 | 2 | 1 | 0 | |
|---------|----------|--|-----------------------|---------------------|---------------------|-------------------|-----------------|--------------------|--|
| UCA10 | UCSLA10 | U | СММ | Unused | UCMST | UCMO | DEx=11 | UCSYNC=1 | |
| R/W-0 | | | | | | | | | |
| rw-0 | rw-0 | r | rw-0 | rw-0 | rw-0 | rw-0 | rw-0 | r-1 | |
| UCA10 | Bit 7 | Own a | ddressing | mode select | | | | | |
| | | 0 | Own add | ress is a 7-bit add | ress. | | | | |
| | | 1 | Own add | ress is a 10-bit ad | dress. | | | | |
| UCSLA10 | Bit 6 | Slave | addressin | g mode select | | | | | |
| | | 0 | Address | slave with 7-bit ad | ldress | | | | |
| | | 1 | Address | slave with 10-bit a | ddress | | | | |
| UCMM | Bit 5 | Multi-master environment select | | | | | | | |
| | | 0 | Single madisabled. | aster environment | . There is no other | master in the sys | stem. The addre | ss compare unit is | |
| | | 1 | Multi-mas | ster environment | | | | | |
| Unused | Bit 4 | Unuse | ed | | | | | | |
| UCMST | Bit 3 | Master mode select. When a master loses arbitration in a multi-master environment (UCMM = 1), the UCMST bit is automatically cleared and the module acts as slave. | | | | | | | |
| | | 0 | Slave mo | de | | | | | |
| | | 1 | Master m | ode | | | | | |
| UCMODEx | Bits 2-1 | USCI ı | mode. The | UCMODEx bits | select the synchror | nous mode when | UCSYNC = 1. | | |
| | | 00 | 3-pin SPI | | | | | | |
| | | 01 | 4-pin SPI | (master/slave en | abled if STE = 1) | | | | |
| | | 10 | 4-pin SPI | (master/slave en | abled if STE = 0) | | | | |
| | | 11 | I ² C mode | | | | | | |
| UCSYNC | Bit 0 | Synch | ronous mo | ode enable | | | | | |
| | | 0 | Asynchro | nous mode | | | | | |
| | | 1 | Synchron | ous mode | | | | | |



USCI_Bx Control Register 1 (UCBxCTL1)

| 7 | 6 | | 5 | 4 | 3 | 2 | 1 | 0 | |
|----------|----------|---|---------------|------------------|---|--------------------|-----------------|---------|--|
| UCS | SELx | U | nused | UCTR | UCTXNACK | UCTXSTP | UCTXSTT | UCSWRST | |
| rw-0 | rw-0 | | r0 | rw-0 | rw-0 | rw-0 | rw-0 | rw-1 | |
| UCSSELx | Bits 7-6 | USCI | clock source | ce select. These | bits select the BRC | CLK source clock. | | | |
| | | 00 | UCLKI | | | | | | |
| | | 01 | ACLK | | | | | | |
| | | 10 | SMCLK | | | | | | |
| | | 11 | SMCLK | | | | | | |
| Unused | Bit 5 | Unus | ed | | | | | | |
| UCTR | Bit 4 | Trans | smitter/recei | ver | | | | | |
| | | 0 | Receiver | | | | | | |
| | | 1 | Transmitte | er | | | | | |
| UCTXNACK | Bit 3 | Trans | smit a NACH | K. UCTXNACK i | s automatically clea | red after a NACK | is transmitted. | | |
| | | 0 | Acknowle | dge normally | | | | | |
| | | 1 | Generate | NACK | | | | | |
| UCTXSTP | Bit 2 | Transmit STOP condition in master mode. Ignored in slave mode. In master receiver mode, the STOP condition is preceded by a NACK. UCTXSTP is automatically cleared after STOP is generated. | | | | | | | |
| | | 0 | No STOP | generated | | | | | |
| | | 1 | Generate | STOP | | | | | |
| UCTXSTT | Bit 1 | STAF | RT condition | is preceded by | ster mode. Ignored a NACK. UCTXST d. Ignored in slave i | Γ is automatically | | | |
| | | 0 | Do not ge | nerate START o | condition | | | | |
| | | 1 | Generate | START condition | n | | | | |
| UCSWRST | Bit 0 | Softw | are reset e | nable | | | | | |
| | | 0 | Disabled. | USCI reset rele | ased for operation. | | | | |
| | | 1 | Enabled. | USCI logic held | in reset state. | | | | |

USCI_Bx Baud Rate Control Register 0 (UCBxBR0)

| • | O | 3 | 4 | 3 | 2 | | U |
|------------|-------------------|-----------------|---------|-----------|----|----|----|
| | | | UCBRx - | low byte | | | |
| rw | rw | rw | rw | rw | rw | rw | rw |
| SCI_Bx Baı | ud Rate Control F | Register 1 (UCE | 3xBR1) | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | | UCBRx - | high byte | | | |
| | | | | | | | |



| | USCI | Bx Status | s Register | (UCBxSTAT) |
|--|------|-----------|------------|------------|
|--|------|-----------|------------|------------|

| 7 | 6 | | 5 | 4 | 3 | 2 | 1 | 0 |
|----------|----------|-------|--------------|----------------------|-------------------|--------------------|-----------------|--------------|
| Unused | UCSCLLOW | U | JCGC | UCBBUSY | | Unu | sed | |
| rw-0 | r-0 | | rw-0 | r-0 | r0 | rO | r0 | r0 |
| | 5 | | | | | | | |
| Unused | Bit 7 | Unuse | ed | | | | | |
| UCSCLLOW | Bit 6 | SCL I | ow | | | | | |
| | | 0 | SCL is no | ot held low. | | | | |
| | | 1 | SCL is he | eld low. | | | | |
| UCGC | Bit 5 | Gene | ral call add | ress received. UC | GC is automatical | lly cleared when a | START condition | is received. |
| | | 0 | No gener | al call address rece | eived | | | |
| | | 1 | General of | call address receive | ed | | | |
| UCBBUSY | Bit 4 | Bus b | usy | | | | | |
| | | 0 | Bus inact | ive | | | | |
| | | 1 | Bus busy | | | | | |
| Unused | Bits 3-0 | Unuse | ed | | | | | |

USCI_Bx Receive Buffer Register (UCBxRXBUF)

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
|----------|---|---|---|---|---|---|---|--|--|
| UCRXBUFx | | | | | | | | | |
| r | r | r | r | r | r | r | r | | |

UCRXBUFx Bits 7-0 The receive-data buffer is user accessible and contains the last received character from the receive shift register. Reading UCBxRXBUF resets UCRXIFG.

USCI_Bx Transmit Buffer Register (UCBxTXBUF)

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
|----------|----|----|----|----|----|----|----|--|--|
| UCTXBUFx | | | | | | | | | |
| rw | rw | rw | rw | rw | rw | rw | rw | | |

UCTXBUFx

Bits 7-0

The transmit data buffer is user accessible and holds the data waiting to be moved into the transmit shift register and transmitted. Writing to the transmit data buffer clears UCTXIFG.





| | • | , , | , | | | | |
|--------|------|------|------|------|------|------|------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| UCGCEN | 0 | 0 | 0 | 0 | 0 | I2C | OAx |
| rw-0 | rO | rO | rO | rO | r0 | rw-0 | rw-0 |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | | I2C | OAx | | | |
| rw-0 | rw-0 | rw-0 | rw-0 | rw-0 | rw-0 | rw-0 | rw-0 |

UCGCEN Bit 15 General call response enable

0 Do not respond to a general call

1 Respond to a general call

I2COAx Bits 9-0

 I^2C own address. The I2COAx bits contain the local address of the USCI_Bx I^2C controller. The address is right justified. In 7-bit addressing mode, bit 6 is the MSB and bits 9-7 are ignored. In 10-bit addressing mode, bit 9 is the MSB.

USCI_Bx I²C Slave Address Register (UCBxI2CSA)

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | | |
|------|--------|------|------|------|------|--------|------|--|--|
| 0 | 0 | 0 | 0 | 0 | 0 | I2CSAx | | | |
| r0 | r0 | r0 | r0 | r0 | r0 | rw-0 | rw-0 | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| | I2CSAx | | | | | | | | |
| rw-0 | rw-0 | rw-0 | rw-0 | rw-0 | rw-0 | rw-0 | rw-0 | | |

I2CSAx Bits 9-0

 I^2C slave address. The I2CSAx bits contain the slave address of the external device to be addressed by the USCI_Bx module. It is only used in master mode. The address is right justified. In 7-bit slave addressing mode, bit 6 is the MSB and bits 9-7 are ignored. In 10-bit slave addressing mode, bit 9 is the MSB.



USCI_Bx I²C Interrupt Enable Register (UCBxIE)

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|-------|----------|--------|---------|---------|--------|--------|
| Rese | erved | UCNACKIE | UCALIE | UCSTPIE | UCSTTIE | UCTXIE | UCRXIE |
| r-0 | r-0 | rw-0 | rw-0 | rw-0 | rw-0 | rw-0 | rw-0 |
| | | | | | | | |

| Reserved | Bits 7-6 | Reserved |
|----------|----------|---------------------------------------|
| UCNACKIE | Bit 5 | Not-acknowledge interrupt enable |
| | | 0 Interrupt disabled |
| | | 1 Interrupt enabled |
| UCALIE | Bit 4 | Arbitration lost interrupt enable |
| | | 0 Interrupt disabled |
| | | 1 Interrupt enabled |
| UCSTPIE | Bit 3 | STOP condition interrupt enable |
| | | 0 Interrupt disabled |
| | | 1 Interrupt enabled |
| UCSTTIE | Bit 2 | START condition interrupt enable |
| | | 0 Interrupt disabled |
| | | 1 Interrupt enabled |
| UCTXIE | Bit 1 | Transmit interrupt enable |
| | | 0 Interrupt disabled |
| | | 1 Interrupt enabled |
| UCRXIE | Bit 0 | Receive interrupt enable |
| | | 0 Interrupt disabled |
| | | Interrupt enabled |

USCI_Bx I²C Interrupt Flag Register (UCBxIFG)

| 7 | 6 | | 5 | 4 | 3 | 2 | 1 | 0 |
|-----------|----------|--|--|-------------|----------|----------|---------|--------------------|
| Rese | rved | UCN | IACKIFG | UCALIFG | UCSTPIFG | UCSTTIFG | UCTXIFG | UCRXIFG |
| r-0 | r-0 | | rw-0 | rw-0 | rw-0 | rw-0 | rw-1 | rw-0 |
| Reserved | Bits 7-6 | Reser | Reserved | | | | | |
| UCNACKIFG | Bit 5 | Not-acknowledge received interrupt flag. UCNACKIFG is automatically cleared when a START conis received. | | | | | | START condition |
| | | 0 | No interru | ot pending | | | | |
| | | 1 | Interrupt p | ending | | | | |
| UCALIFG | Bit 4 | Arbitra | ation lost int | errupt flag | | | | |
| | | 0 | No interrupt pending | | | | | |
| | | 1 | Interrupt p | ending | | | | |
| UCSTPIFG | Bit 3 | STOP | DP condition interrupt flag. UCSTPIFG is automatically cleared when a START condition is received. | | | | | ition is received. |
| | | 0 | No interrup | ot pending | | | | |
| | | 1 | Interrupt p | ending | | | | |
| UCSTTIFG | Bit 2 | STAR | TART condition interrupt flag. UCSTTIFG is automatically cleared if a STOP condition is received. | | | | | is received. |
| | | 0 | No interrupt pending | | | | | |
| | | 1 | Interrupt p | ending | | | | |
| UCTXIFG | Bit 1 | USCI | CI transmit interrupt flag. UCTXIFG is set when UCBxTXBUF is empty. | | | | | |
| | | 0 | No interru | ot pending | | | | |
| | | 1 | Interrupt p | ending | | | | |
| UCRXIFG | Bit 0 | USCI | SCI receive interrupt flag. UCRXIFG is set when UCBxRXBUF has received a complete character. | | | | | |
| | | 0 | No interrupt pending | | | | | |
| | | 1 | Interrupt pending | | | | | |





USCI_Bx Interrupt Vector Register (UCBxIV)

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|----|----|----|----|-----|-------|-----|----|
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| r0 | r0 | rO | r0 | rO | rO | rO | r0 |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0 | 0 | 0 | 0 | | UCIVx | | 0 |
| r0 | rO | rO | r0 | r-0 | r-0 | r-0 | r0 |

UCIVx Bits 15-0 USCI interrupt vector value

| UCBxIV Contents | Interrupt Source | Interrupt Flag | Interrupt Priority |
|--------------------|--------------------------|----------------|--------------------|
| 000h | No interrupt pending | _ | |
| 002h | Arbitration lost | UCALIFG | Highest |
| 004h | Not acknowledgement | UCNACKIFG | |
| 006h | Start condition received | UCSTTIFG | |
| 008h | Stop condition received | UCSTPIFG | |
| 00Ah | Data received | UCRXIFG | |
| 00Ch | Transmit buffer empty | UCTXIFG | Lowest |
| | | | |



ADC12_A

The ADC12_A module is a high-performance 12-bit analog-to-digital converter (ADC). This chapter describes the operation of the ADC12_A module.

| opic | | Page |
|------|----------------------|---------------------------|
| | | |
| 19.1 | ADC12_A Introduction | 496 |
| 19.2 | ADC12_A Operation | 498 |
| 19.3 | ADC12_A Registers | 512 |
| | 19.1 19.2 | 19.1 ADC12_A Introduction |



ADC12_A Introduction www.ti.com

19.1 ADC12 A Introduction

The ADC12_A module supports fast 12-bit analog-to-digital conversions. The module implements a 12-bit SAR core, sample select control, reference generator (MSP430F54xx only – in other devices, separate REF module), and a 16-word conversion-and-control buffer. The conversion-and-control buffer allows up to 16 independent analog-to-digital converter (ADC) samples to be converted and stored without any CPU intervention.


ADC12 A features include:

- Greater than 200-ksps maximum conversion rate
- Monotonic 12-bit converter with no missing codes
- Sample-and-hold with programmable sampling periods controlled by software or timers.
- Conversion initiation by software or timers.
- Software-selectable on-chip reference voltage generation (MSP430F54xx: 1.5 V or 2.5 V, other devices: 1.5 V, 2.0 V, or 2.5 V)
- Software-selectable internal or external reference
- Up to 12 individually configurable external input channels
- Conversion channels for internal temperature sensor, AV_{CC}, and external references
- Independent channel-selectable reference sources for both positive and negative references
- · Selectable conversion clock source
- Single-channel, repeat-single-channel, sequence, and repeat-sequence conversion modes
- ADC core and reference voltage can be powered down separately (MSP430F54xx only, other devices see REF module specification for details)
- Interrupt vector register for fast decoding of 18 ADC interrupts
- 16 conversion-result storage registers

The block diagram of ADC12_A is shown in Figure 19-1. The reference generation is in MSP430F54xx devices located in the ADC12_A module. In other devices, the reference generator is located in the reference module (see the device-specific data sheet).



www.ti.com ADC12_A Introduction



- A The MODOSC is part of the UCS. See the UCS chapter for more information.
- B See the device-specific data sheet for timer sources available.

Figure 19-1. ADC12_A Block Diagram



ADC12_A Operation www.ti.com

19.2 ADC12 A Operation

The ADC12 A module is configured with user software. The setup and operation of the ADC12 A is discussed in the following sections.

19.2.1 12-Bit ADC Core

The ADC core converts an analog input to its 12-bit digital representation and stores the result in conversion memory. The core uses two programmable/selectable voltage levels (V_{R+} and V_{R-}) to define the upper and lower limits of the conversion. The digital output (N_{ADC}) is full scale (OFFFh) when the input signal is equal to or higher than V_{R+} , and zero when the input signal is equal to or lower than V_{R-} . The input channel and the reference voltage levels (V_{R+} and V_R.) are defined in the conversion-control memory. The conversion formula for the ADC result N_{ADC} is: $N_{ADC} = 4095 \times \frac{Vin - V_{R-}}{V_{R+} - V_{R-}}$

$$N_{ADC} = 4095 \times \frac{Vin - V_{R-}}{V_{R+} - V_{R-}}$$

The ADC12_A core is configured by two control registers, ADC12CTL0 and ADC12CTL1. The core is enabled with the ADC12ON bit. The ADC12 A can be turned off when not in use to save power. With few exceptions, the ADC12_A control bits can only be modified when ADC12ENC = 0. ADC12ENC must be set to 1 before any conversion can take place.

Conversion Clock Selection

The ADC12CLK is used both as the conversion clock and to generate the sampling period when the pulse sampling mode is selected. The ADC12_A source clock is selected using the predivider controlled by the ADC12PDIV bit and the divider using the ADC12SSELx bits. The input clock can be divided from 1–32 using both the ADC12DIVx bits and the ADC12PDIV bit. Possible ADC12CLK sources are SMCLK, MCLK, ACLK, and the ADC12OSC.

The ADC12OSC in the block diagram refers to the MODOSC 5 MHz oscillator from the UCS (see the UCS module for more information) which can vary with individual devices, supply voltage, and temperature. See the device-specific data sheet for the ADC12OSC specification.

The user must ensure that the clock chosen for ADC12CLK remains active until the end of a conversion. If the clock is removed during a conversion, the operation does not complete and any result is invalid.

19.2.2 ADC12_A Inputs and Multiplexer

The 12 external and 4 internal analog signals are selected as the channel for conversion by the analog input multiplexer. The input multiplexer is a break-before-make type to reduce input-to-input noise injection resulting from channel switching (see Figure 19-2). The input multiplexer is also a T-switch to minimize the coupling between channels. Channels that are not selected are isolated from the A/D and the intermediate node is connected to analog ground (AV_{SS}), so that the stray capacitance is grounded to eliminate crosstalk.

The ADC12_A uses the charge redistribution method. When the inputs are internally switched, the switching action may cause transients on the input signal. These transients decay and settle before causing errant conversion.




Figure 19-2. Analog Multiplexer



www.ti.com Analog Port Selection

Analog Port Selection

The ADC12_A inputs are multiplexed with digital port pins. When analog signals are applied to digital gates, parasitic current can flow from V_{CC} to GND. This parasitic current occurs if the input voltage is near the transition level of the gate. Disabling the digital pat of the port pin eliminates the parasitic current flow and, therefore, reduces overall current consumption. The PySELx bits provide the ability to disable the port pin input and output buffers.

```
; Py.0 and Py.1 configured for analog input
BIS.B #3h,&PySEL ; Py.1 and Py.0 ADC12_A function
```

19.2.3 Voltage Reference Generator

The ADC12_A module of the MSP430F54xx contains a built-in voltage reference with two selectable voltage levels, 1.5 V and 2.5 V. Either of these reference voltages may be used internally and externally on pin V_{RFF+}.

The ADC12_A modules of other devices have a separate reference module that supplies three selectable voltage levels, 1.5 V, 2.0 V, and 2.5 V to the ADC12_A. Either of these voltages may be used internally and externally on pin V_{RFF+}.

Setting ADC12REFON = 1 enables the reference voltage of the ADC12_A module. When ADC12REF2_5V = 1, the internal reference is 2.5 V; when ADC12REF2_5V = 0, the reference is 1.5 V . The reference can be turned off to save power when not in use. Devices with the REF module can use the control bits located in the ADC12_A module, or the control registers located in the REF module to control the reference voltage supplied to the ADC. Per default, the register settings of the REF module define the reference voltage settings. The control bit REFMSTR in the REF module is used to hand over control to the ADC12_A reference control register settings. If the register bit REFMSTR is set to 1 (default), the REF module registers control the reference settings. If REFMSTR is set to 0, the ADC12_A reference setting define the reference voltage of the ADC12_A module.

External references may be supplied for V_{R+} and V_{R-} through pins V_{REF+}/Ve_{REF+} and V_{REF-}/Ve_{REF-} , respectively.

External storage capacitors are only required if REFOUT = 1 and the reference voltage is made available at the pins.

Internal Reference Low-Power Features

The ADC12_A internal reference generator is designed for low-power applications. The reference generator includes a band-gap voltage source and a separate buffer. The current consumption and settling time of each is specified separately in the device-specific data sheet. When ADC12REFON = 1, both are enabled, and if ADC12REFON = 0, both are disabled.

When ADC12REFON = 1 and REFBURST = 1 but no conversion is active, the buffer is automatically disabled and automatically reenabled when needed. When the buffer is disabled, it consumes no current. In this case, the band-gap voltage source remains enabled.

The REFBURST bit controls the operation of the reference buffer. When REFBURST = 1, the buffer is automatically disabled when the ADC12_A is not actively converting, and automatically reenabled when needed. When REFBURST = 0, the buffer is on continuously. This allows the reference voltage to be present outside the device continuously if REFOUT = 1.

The internal reference buffer also has selectable speed versus power settings. When the maximum conversion rate is below 50 ksps, setting ADC12SR = 1 reduces the current consumption of the buffer approximately 50%.

19.2.4 Auto Power Down

The ADC12_A is designed for low-power applications. When the ADC12_A is not actively converting, the core is automatically disabled and automatically reenabled when needed. The MODOSC is also automatically enabled when needed and disabled when not needed.

Extended Sample Mode www.ti.com

19.2.5 Sample and Conversion Timing

An analog-to-digital conversion is initiated with a rising edge of the sample input signal SHI. The source for SHI is selected with the SHSx bits and includes the following:

- ADC12SC bit
- Up to three timer outputs (see to the device-specific data sheet for available timer sources).

The ADC12_A supports 8-bit, 10-bit, and 12-bit resolution modes selectable by the ADC12RES bits. The analog-to-digital conversion requires 9, 11, and 13 ADC12CLK cycles, respectively. The polarity of the SHI signal source can be inverted with the ADC12ISSH bit. The SAMPCON signal controls the sample period and start of conversion. When SAMPCON is high, sampling is active. The high-to-low SAMPCON transition starts the analog-to-digital conversion. Two different sample-timing methods are defined by control bit ADC12SHP, extended sample mode, and pulse mode. See the device-specific data sheet for available timers for SHI sources.

Extended Sample Mode

The extended sample mode is selected when ADC12SHP = 0. The SHI signal directly controls SAMPCON and defines the length of the sample period t_{sample} . When SAMPCON is high, sampling is active. The high-to-low SAMPCON transition starts the conversion after synchronization with ADC12CLK (see Figure 19-3).




Figure 19-3. Extended Sample Mode

Pulse Sample Mode

The pulse sample mode is selected when ADC12SHP = 1. The SHI signal is used to trigger the sampling timer. The ADC12SHT0x and ADC12SHT1x bits in ADC12CTL0 control the interval of the sampling timer that defines the SAMPCON sample period t_{sample} . The sampling timer keeps SAMPCON high after synchronization with AD12CLK for a programmed interval t_{sample} . The total sampling time is t_{sample} plus t_{sync} (see Figure 19-4).

The ADC12SHTx bits select the sampling time in 4× multiples of ADC12CLK. ADC12SHT0x selects the sampling time for ADC12MCTL0 to ADC12MCTL7, and ADC12SHT1x selects the sampling time for ADC12MCTL8 to ADC12MCTL15.






Figure 19-4. Pulse Sample Mode

Sample Timing Considerations

When SAMPCON = 0, all Ax inputs are high impedance. When SAMPCON = 1, the selected Ax input can be modeled as an RC low-pass filter during the sampling time t_{sample} (see Figure 19-5). An internal MUX-on input resistance R_{I} (maximum 1.8 k Ω) in series with capacitor C_{I} (25 pF maximum) is seen by the source. The capacitor C_{I} voltage V_{C} must be charged to within one-half LSB of the source voltage V_{S} for an accurate n-bit conversion, where n is the bits of resolution required.




Figure 19-5. Analog Input Equivalent Circuit

The resistance of the source R_S and R_I affect t_{sample} . The following equation can be used to calculate the minimum sampling time t_{sample} for a n-bit conversion, where n equals the bits of resolution:

$$t_{sample} > (R_S + R_I) \times In(2^{n+1}) \times C_I + 800 \text{ ns}$$

Substituting the values for R₁ and C₁ given above, the equation becomes:

$$t_{sample} > (R_S + 1.8 \text{ k}\Omega) \times \ln(2^{n+1}) \times 25 \text{ pF} + 800 \text{ ns}$$

For example, for 12-bit resolution, if R_S is 10 k Ω , t_{sample} must be greater than 3.46 μs .



19.2.6 Conversion Memory

There are 16 ADC12MEMx conversion memory registers to store conversion results. Each ADC12MEMx is configured with an associated ADC12MCTLx control register. The SREFx bits define the voltage reference and the INCHx bits select the input channel. The ADC12EOS bit defines the end of sequence when a sequential conversion mode is used. A sequence rolls over from ADC12MEM15 to ADC12MEM0 when the ADC12EOS bit in ADC12MCTL15 is not set.

The CSTARTADDx bits define the first ADC12MCTLx used for any conversion. If the conversion mode is single-channel or repeat-single-channel, the CSTARTADDx points to the single ADC12MCTLx to be used.

If the conversion mode selected is either sequence-of-channels or repeat-sequence-of-channels, CSTARTADDx points to the first ADC12MCTLx location to be used in a sequence. A pointer, not visible to software, is incremented automatically to the next ADC12MCTLx in a sequence when each conversion completes. The sequence continues until an ADC12EOS bit in ADC12MCTLx is processed; this is the last control byte processed.

When conversion results are written to a selected ADC12MEMx, the corresponding flag in the ADC12IFGx register is set.

There are two formats available to store the conversion result, ADC12MEMx. When ADC12DF = 0, the conversion is right justified, unsigned. For 8-bit, 10-bit, and 12-bit resolutions, the upper 8, 6, and 4 bits of ADC12MEMx are always zeros, respectively. When ADC12DF = 1, the conversion result is left justified, two's complement. For 8-bit, 10-bit, and 12-bit resolutions, the lower 8, 6, and 4 bits of ADC12MEMx are always zeros, respectively. This is summarized in Table 19-1.

| Analog Input Voltage | ADC12DF | ADC12RES | Ideal Conversion Results | ADC12MEMx |
|--|---------|----------|--------------------------|---------------|
| | 0 | 00 | 0 to 255 | 0000h - 00FFh |
| | 0 | 01 | 0 to 1023 | 0000h - 03FFh |
| \/ to \\/ | 0 | 10 | 0 to 4095 | 0000h - 0FFFh |
| -V _{REF} to +V _{REF} | 1 | 00 | -128 to 127 | 8000h - 7F00h |
| | 1 | 01 | -512 to 511 | 8000h - 7FC0h |
| | 1 | 10 | -2048 to 2047 | 8000h - 7FF0h |

Table 19-1. ADC12 A Conversion Result Formats

19.2.7 ADC12 A Conversion Modes

The ADC12_A has four operating modes selected by the CONSEQx bits as listed in Table 19-2. All state diagrams assume a 12-bit resolution setting.


| | ADC12CONSEQx | Mode | Operation |
|---|--------------|----------------------------------|---|
| _ | 00 | Single-channel single-conversion | A single channel is converted once. |
| | 01 | Sequence-of-channels | A sequence of channels is converted once. |
| | 10 | Repeat-single-channel | A single channel is converted repeatedly. |
| | 11 | Repeat-sequence-of-channels | A sequence of channels is converted repeatedly. |

Table 19-2. Conversion Mode Summary



Single-Channel Single-Conversion Mode

A single channel is sampled and converted once. The ADC result is written to the ADC12MEMx defined by the CSTARTADDx bits. Figure 19-6 shows the flow of the single-channel single-conversion mode. When ADC12SC triggers a conversion, successive conversions can be triggered by the ADC12SC bit. When any other trigger source is used, ADC12ENC must be toggled between each conversion.



A Conversion result is unpredictable.

Figure 19-6. Single-Channel Single-Conversion Mode



Sequence-of-Channels Mode

A sequence of channels is sampled and converted once. The ADC results are written to the conversion memories starting with the ADCMEMx defined by the CSTARTADDx bits. The sequence stops after the measurement of the channel with a set ADC12EOS bit. Figure 19-7 shows the sequence-of-channels mode. When ADC12SC triggers a sequence, successive sequences can be triggered by the ADC12SC bit. When any other trigger source is used, ADC12ENC must be toggled between each sequence.




Figure 19-7. Sequence-of-Channels Mode



Repeat-Single-Channel Mode

A single channel is sampled and converted continuously. The ADC results are written to the ADC12MEMx defined by the CSTARTADDx bits. It is necessary to read the result after the completed conversion because only one ADC12MEMx memory is used and is overwritten by the next conversion. Figure 19-8 shows the repeat-single-channel mode.




Figure 19-8. Repeat-Single-Channel Mode



Repeat-Sequence-of-Channels Mode

A sequence of channels is sampled and converted repeatedly. The ADC results are written to the conversion memories starting with the ADC12MEMx defined by the CSTARTADDx bits. The sequence ends after the measurement of the channel with a set ADC12EOS bit and the next trigger signal restarts the sequence. Figure 19-9 shows the repeat-sequence-of-channels mode.




Figure 19-9. Repeat-Sequence-of-Channels Mode



Using the Multiple Sample and Convert (ADC12MSC) Bit

To configure the converter to perform successive conversions automatically and as quickly as possible, a multiple sample and convert function is available. When ADC12MSC = 1, CONSEQx > 0, and the sample timer is used, the first rising edge of the SHI signal triggers the first conversion. Successive conversions are triggered automatically as soon as the prior conversion is completed. Additional rising edges on SHI are ignored until the sequence is completed in the single-sequence mode, or until the ADC12ENC bit is toggled in repeat-single-channel or repeated-sequence modes. The function of the ADC12ENC bit is unchanged when using the ADC12MSC bit.

Stopping Conversions

Stopping ADC12_A activity depends on the mode of operation. The recommended ways to stop an active conversion or conversion sequence are:

- Resetting ADC12ENC in single-channel single-conversion mode stops a conversion immediately and the results are unpredictable. For correct results, poll the busy bit until reset before clearing ADC12ENC.
- Resetting ADC12ENC during repeat-single-channel operation stops the converter at the end of the current conversion.
- Resetting ADC12ENC during a sequence or repeat-sequence mode stops the converter at the end of the sequence.
- Any conversion mode may be stopped immediately by setting the CONSEQx = 0 and resetting the ADC12ENC bit. Conversion data are unreliable.

Note: No ADC12EOS bit set for sequence

If no ADC12EOS bit is set and a sequence mode is selected, resetting the ADC12ENC bit does not stop the sequence. To stop the sequence, first select a single-channel mode and then reset ADC12ENC.



Stopping Conversions www.ti.com

19.2.8 Using the Integrated Temperature Sensor

To use the on-chip temperature sensor, the user selects the analog input channel INCHx = 1010. Any other configuration is done as if an external channel was selected, including reference selection, conversion-memory selection, etc. The temperature sensor is in the ADC12_A in the MSP430F54xx devices, while it is part of the REF module in other devices.

A typical temperature sensor transfer function is shown in Figure 19-10 (see the device-specific data sheet for actual parameters). When using the temperature sensor, the sample period must be greater than 30 µs. The temperature sensor offset error can be large and may need to be calibrated for most applications.

Selecting the temperature sensor automatically turns on the on-chip reference generator as a voltage source for the temperature sensor. However, it does not enable the V_{REF+} output or affect the reference selections for the conversion. The reference choices for converting the temperature sensor are the same as with any other channel.




Figure 19-10. Typical Temperature Sensor Transfer Function



www.ti.com Stopping Conversions

19.2.9 ADC12_A Grounding and Noise Considerations

As with any high-resolution ADC, appropriate printed-circuit-board layout and grounding techniques should be followed to eliminate ground loops, unwanted parasitic effects, and noise.

Ground loops are formed when return current from the A/D flows through paths that are common with other analog or digital circuitry. If care is not taken, this current can generate small, unwanted offset voltages that can add to or subtract from the reference or input voltages of the ADC. The connections shown in Figure 19-11 prevent this.

In addition to grounding, ripple and noise spikes on the power-supply lines due to digital switching or switching power supplies can corrupt the conversion result. A noise-free design using separate analog and digital ground planes with a single-point connection is recommend to achieve high accuracy.




Figure 19-11. ADC12_A Grounding and Noise Considerations



19.2.10 ADC12_A Interrupts

The ADC12_A has 18 interrupt sources:

- ADC12IFG0-ADC12IFG15
- ADC12OV, ADC12MEMx overflow
- ADC12TOV, ADC12_A conversion time overflow

The ADC12IFGx bits are set when their corresponding ADC12MEMx memory register is loaded with a conversion result. An interrupt request is generated if the corresponding ADC12IEx bit and the GIE bit are set. The ADC12OV condition occurs when a conversion result is written to any ADC12MEMx before its previous conversion result was read. The ADC12TOV condition is generated when another sample-and-conversion is requested before the current conversion is completed. The DMA is triggered after the conversion in single-channel conversion mode or after the completion of a sequence of channel conversions in sequence-of-channels conversion mode.

ADC12IV, Interrupt Vector Generator

All ADC12_A interrupt sources are prioritized and combined to source a single interrupt vector. The interrupt vector register ADC12IV is used to determine which enabled ADC12_A interrupt source requested an interrupt.

The highest-priority enabled ADC12_A interrupt generates a number in the ADC12IV register (see register description). This number can be evaluated or added to the program counter (PC) to automatically enter the appropriate software routine. Disabled ADC12_A interrupts do not affect the ADC12IV value.

Any access, read or write, of the ADC12IV register automatically resets the ADC12OV condition or the ADC12TOV condition, if either was the highest-pending interrupt. Neither interrupt condition has an accessible interrupt flag. The ADC12IFGx flags are not reset by an ADC12IV access. ADC12IFGx bits are reset automatically by accessing their associated ADC12MEMx register or may be reset with software.

If another interrupt is pending after servicing of an interrupt, another interrupt is generated. For example, if the ADC12OV and ADC12IFG3 interrupts are pending when the interrupt service routine accesses the ADC12IV register, the ADC12OV interrupt condition is reset automatically. After the RETI instruction of the interrupt service routine is executed, the ADC12IFG3 generates another interrupt.



ADC12_A Interrupt Handling Software Example

The following software example shows the recommended use of the ADC12IV and handling overhead. The ADC12IV value is added to the PC to automatically jump to the appropriate routine.

The numbers at the right margin show the necessary CPU cycles for each instruction. The software overhead for different interrupt sources includes interrupt latency and return-from-interrupt cycles, but not the task handling itself. The latencies are:

- ADC12IFG0-ADC12IFG14, ADC12TOV, and ADC12OV: 16 cycles
- ADC12IFG15: 14 cycles

The interrupt handler for ADC12IFG15 shows a way to check immediately if a higher-prioritized interrupt occurred during the processing of ADC12IFG15. This saves nine cycles if another ADC12_A interrupt is pending.

```
; Interrupt handler for ADC12.
INT_ADC12
                        ; Enter Interrupt Service Routine
  ADD
           &ADC12IV,PC ; Add offset to PC
  RETI
                        ; Vector 0: No interrupt
  JMP
           ADOV
                        ; Vector 2: ADC overflow
  JMP
           ADTOV
                        ; Vector 4: ADC timing overflow
  JMP
           ADM0
                        ; Vector 6: ADC12IFG0
                        ; Vectors 8-32
           ADM14
                        ; Vector 34: ADC12IFG14
  JMP
; Handler for ADC12IFG15 starts here. No JMP required.
ADM15
         MOV
                &ADC12MEM15,xxx
                                   ; Move result, flag is reset
                                    ; Other instruction needed?
                INT_ADC12
                                    ; Check other int pending
         JMP
; ADC12IFG14-ADC12IFG1 handlers go here
         MOV
                &ADC12MEM0,xxx
                                    ; Move result, flag is reset
ADMO
                                    ; Other instruction needed?
                                    ; Return
RETI
ADTOV
                                    ; Handle Conv. time overflow
         RETI
                                    ; Return
                                    ; Handle ADCMEMx overflow
ADOV
         RETT
                                    ; Return
```



19.3 ADC12_A Registers

The ADC12_A registers are listed in Table 19-3. The base address of the ADC12_A can be found in the device-specific data sheet. The address offset of each ADC12_A register is given in Table 19-3.

Note: All registers have word or byte register access. For a generic register *ANYREG*, the suffix "_L" (*ANYREG_L*) refers to the lower byte of the register (bits 0 through 7). The suffix "_H" (*ANYREG_H*) refers to the upper byte of the register (bits 8 through 15).

Table 19-3. ADC12_A Registers

| Register | Short Form | Register Type | Register Access | Address Offset | Initial State |
|--------------------------|-------------|------------------|--------------------|-------------------|---------------|
| ADC12_A Control 0 | ADC12CTL0 | Read/write | Word | 00h | 0000h |
| | ADC12CTL0_L | Read/write | Byte | 00h | 00h |
| | ADC12CTL0_H | Read/write | Byte | 01h | 00h |
| ADC12_A Control 1 | ADC12CTL1 | Read/write | Word | 02h | 0000h |
| | ADC12CTL1_L | Read/write | Byte | 02h | 00h |
| | ADC12CTL1_H | Read/write | Byte | 03h | 00h |
| ADC12_A Control 2 | ADC12CTL2 | Read/write | Word | 04h | 0000h |
| | ADC12CTL2_L | Read/write | Byte | 04h | 00h |
| | ADC12CTL2_H | Read/write | Byte | 05h | 00h |
| ADC12_A Interrupt Flag | ADC12IFG | Read/write | Word | 0Ah | 0000h |
| | ADC12IFG_L | Read/write | Byte | 0Ah | 00h |
| | ADC12IFG_H | Read/write | Byte | 0Bh | 00h |
| ADC12_A Interrupt Enable | ADC12IE | Read/write | Word | 0Ch | 0000h |
| | ADC12IE_L | Read/write | Byte | 0Ch | 00h |
| | ADC12IE_H | Read/write | Byte | 0Dh | 00h |
| ADC12_A Interrupt Vector | ADC12IV | Read | Word | 0Eh | 0000h |
| | ADC12IV_L | Read | Byte | 0Eh | 00h |
| | ADC12IV_H | Read | Byte | 0Fh | 00h |
| ADC12_A Memory 0 | ADC12MEM0 | Read/write | Word | 20h | undefined |
| | ADC12MEM0_L | Read/write | Byte | 20h | undefined |
| | ADC12MEM0_H | Read/write | Byte | 21h | undefined |
| ADC12_A Memory 1 | ADC12MEM1 | Read/write | Word | 22h | undefined |
| | ADC12MEM1_L | Read/write | Byte | 22h | undefined |
| | ADC12MEM1_H | Read/write | Byte | 23h | undefined |
| ADC12_A Memory 2 | ADC12MEM2 | Read/write | Word | 24h | undefined |
| | ADC12MEM2_L | Read/write | Byte | 24h | undefined |
| | ADC12MEM2_H | Read/write | Byte | 25h | undefined |
| ADC12_A Memory 3 | ADC12MEM3 | Read/write | Word | 26h | undefined |
| | ADC12MEM3_L | Read/write | Byte | 26h | undefined |
| | ADC12MEM3_H | Read/write | Byte | 27h | undefined |
| ADC12_A Memory 4 | ADC12MEM4 | Read/write | Word | 28h | undefined |
| | ADC12MEM4_L | Read/write | Byte | 28h | undefined |
| | ADC12MEM4_H | Read/write | Byte | 29h | undefined |
| ADC12_A Memory 5 | ADC12MEM5 | Read/write | Word | 2Ah | undefined |
| • | ADC12MEM5_L | Read/write | Byte | 2Ah | undefined |
| | ADC12MEM5_H | Read/write | Byte | 2Bh | undefined |



Table 19-3. ADC12_A Registers (continued)

| Register | Short Form | Register Type | Register Access | Address Offset | Initial State |
|---------------------------|--------------|------------------|--------------------|-------------------|---------------|
| ADC12_A Memory 6 | ADC12MEM6 | Read/write | Word | 2Ch | undefined |
| | ADC12MEM6_L | Read/write | Byte | 2Ch | undefined |
| | ADC12MEM6_H | Read/write | Byte | 2Dh | undefined |
| ADC12_A Memory 7 | ADC12MEM7 | Read/write | Word | 2Eh | undefined |
| | ADC12MEM7_L | Read/write | Byte | 2Eh | undefined |
| | ADC12MEM7_H | Read/write | Byte | 2Fh | undefined |
| ADC12_A Memory 8 | ADC12MEM8 | Read/write | Word | 30h | undefined |
| | ADC12MEM8_L | Read/write | Byte | 30h | undefined |
| | ADC12MEM8_H | Read/write | Byte | 31h | undefined |
| ADC12_A Memory 9 | ADC12MEM9 | Read/write | Word | 32h | undefined |
| | ADC12MEM9_L | Read/write | Byte | 32h | undefined |
| | ADC12MEM9_H | Read/write | Byte | 33h | undefined |
| ADC12_A Memory 10 | ADC12MEM10 | Read/write | Word | 34h | undefined |
| | ADC12MEM10_L | Read/write | Byte | 34h | undefined |
| | ADC12MEM10_H | Read/write | Byte | 35h | undefined |
| ADC12_A Memory 11 | ADC12MEM11 | Read/write | Word | 36h | undefined |
| | ADC12MEM11_L | Read/write | Byte | 36h | undefined |
| | ADC12MEM11_H | Read/write | Byte | 37h | undefined |
| ADC12_A Memory 12 | ADC12MEM12 | Read/write | Word | 38h | undefined |
| · | ADC12MEM12_L | Read/write | Byte | 38h | undefined |
| | ADC12MEM12_H | Read/write | Byte | 39h | undefined |
| ADC12_A Memory 13 | ADC12MEM13 | Read/write | Word | 3Ah | undefined |
| | ADC12MEM13_L | Read/write | Byte | 3Ah | undefined |
| | ADC12MEM13_H | Read/write | Byte | 3Bh | undefined |
| ADC12_A Memory 14 | ADC12MEM14 | Read/write | Word | 3Ch | undefined |
| · | ADC12MEM14_L | Read/write | Byte | 3Ch | undefined |
| | ADC12MEM14_H | Read/write | Byte | 3Dh | undefined |
| ADC12_A Memory 15 | ADC12MEM15 | Read/write | Word | 3Dh | undefined |
| | ADC12MEM15_L | Read/write | Byte | 3Dh | undefined |
| | ADC12MEM15_H | Read/write | Byte | 3Eh | undefined |
| ADC12_A Memory Control 0 | ADC12MCTL0 | Read/write | Byte | 10h | undefined |
| ADC12_A Memory Control 1 | ADC12MCTL1 | Read/write | Byte | 11h | undefined |
| ADC12_A Memory Control 2 | ADC12MCTL2 | Read/write | Byte | 12h | undefined |
| ADC12_A Memory Control 3 | ADC12MCTL3 | Read/write | Byte | 13h | undefined |
| ADC12_A Memory Control 4 | ADC12MCTL4 | Read/write | Byte | 14h | undefined |
| ADC12_A Memory Control 5 | ADC12MCTL5 | Read/write | Byte | 15h | undefined |
| ADC12_A Memory Control 6 | ADC12MCTL6 | Read/write | Byte | 16h | undefined |
| ADC12 A Memory Control 7 | ADC12MCTL7 | Read/write | Byte | 17h | undefined |
| ADC12_A Memory Control 8 | ADC12MCTL8 | Read/write | Byte | 18h | undefined |
| ADC12_A Memory Control 9 | ADC12MCTL9 | Read/write | Byte | 19h | undefined |
| ADC12_A Memory Control 10 | ADC12MCTL10 | Read/write | Byte | 1Ah | undefined |
| ADC12_A Memory Control 11 | ADC12MCTL11 | Read/write | Byte | 1Bh | undefined |
| ADC12_A Memory Control 12 | ADC12MCTL12 | Read/write | Byte | 1Ch | undefined |
| | | | <i>y</i> | - | |
| ADC12_A Memory Control 13 | ADC12MCTL13 | Read/write | Byte | 1Dh | undefined |



Table 19-3. ADC12_A Registers (continued)

| Register | Short Form | Register Type | Register Access | Address Offset | Initial State |
|---------------------------|-------------|------------------|--------------------|-------------------|---------------|
| ADC12_A Memory Control 15 | ADC12MCTL15 | Read/write | Byte | 1Fh | undefined |



ADC12_A Control Register 0 (ADC12CTL0)

Bits 11-8

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|----------|------------------|-------------|---------|-----------|------------|----------|---------|
| | ADC1 | 2SHT1x | | | ADC12 | SHT0x | |
| rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) |
| | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| ADC12MSC | ADC12 REF2_5V | ADC12 REFON | ADC12ON | ADC120VIE | ADC12TOVIE | ADC12ENC | ADC12SC |
| rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) |

Modifiable only when ADC12ENC = 0

ADC12SHT1x

Bits 15-12 ADC12_A sample-and-hold time. These bits define the number of ADC12CLK cycles in the sampling period for registers ADC12MEM8 to ADC12MEM15.

ADC12SHT0x

ADC12_A sample-and-hold time. These bits define the number of ADC12CLK cycles in the sampling period for registers ADC12MEM0 to ADC12MEM7.

| ADC12SHTx Bits | ADC12CLK Cycles |
|-------------------|--------------------|
| 0000 | 4 |
| 0001 | 8 |
| 0010 | 16 |
| 0011 | 32 |
| 0100 | 64 |
| 0101 | 96 |
| 0110 | 128 |
| 0111 | 192 |
| 1000 | 256 |
| 1001 | 384 |
| 1010 | 512 |
| 1011 | 768 |
| 1100 | 1024 |
| 1101 | 1024 |
| 1110 | 1024 |
| 1111 | 1024 |

| ADC12MSC | Bit 7 |
|----------|-------|
|----------|-------|

ADC12_A multiple sample and conversion. Valid only for sequence or repeated modes.

The sampling timer requires a rising edge of the SHI signal to trigger each sample-and-convert.

The first rising edge of the SHI signal triggers the sampling timer, but further sample-and-conversions are performed automatically as soon as the prior conversion is completed.

ADC12REF2_5V Bit 6

ADC12_A reference generator voltage. ADC12REFON must also be set.

0 1.5 V 1 2.5 V

ADC12REFON Bit 5

ADC12_A reference generator on. In devices with the REF module, this bit is only valid if the REFMSTR bit of the REF module is set to 0. In the 'F54xx device, the REF module is not available.

0 Reference off 1 Reference on ADC12_A on

ADC12ON Bit 4 ADC1

0 ADC12_A off1 ADC12_A on



| ADC120VIE | Bit 3 | ADC12MEMx overflow-interrupt enable. The GIE bit must also be set to enable the interrupt. | | | | | | |
|------------|-------|---|--|--|--|--|--|--|
| | | 0 Overflow interrupt disabled | | | | | | |
| | | 1 Overflow interrupt enabled | | | | | | |
| ADC12TOVIE | Bit 2 | ADC12_A conversion-time-overflow interrupt enable. The GIE bit must also be set to enable the interrupt. | | | | | | |
| | | O Conversion time overflow interrupt disabled | | | | | | |
| | | 1 Conversion time overflow interrupt enabled | | | | | | |
| ADC12ENC | Bit 1 | ADC12_A enable conversion | | | | | | |
| | | 0 ADC12_A disabled | | | | | | |
| | | 1 ADC12_A enabled | | | | | | |
| ADC12SC | Bit 0 | ADC12_A start conversion. Software-controlled sample-and-conversion start. ADC12SC and ADC12ENC may be set together with one instruction. ADC12SC is reset automatically. | | | | | | |
| | | 0 No sample-and-conversion-start | | | | | | |
| | | 1 Start sample-and-conversion | | | | | | |



ADC12_A Control Register 1 (ADC12CTL1)

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|--------|-----------|----------|--------|--------|--------|----------|-----------|
| | ADC12CS | TARTADDx | | ADC1: | 2SHSx | ADC12SHP | ADC12ISSH |
| rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | ADC12DIVx | | | SSELx | ADC12C | ONSEQx | ADC12BUSY |
| rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | r-(0) |

Modifiable only when ADC12ENC = 0

ADC12CSTARTADDx Bits 15-12 ADC12_A conversion start address. These bits select which ADC12_A conversion-memory register

is used for a single conversion or for the first conversion in a sequence. The value of CSTARTADDx

is 0 to 0Fh, corresponding to ADC12MEM0 to ADC12MEM15.

ADC12SHSx Bits 11-10 ADC12_A sample-and-hold source select

00 ADC12SC bit

O1 Timer source (see device-specific data sheet for exact timer and locations)

10 Timer source (see device-specific data sheet for exact timer and locations)

11 Timer source (see device-specific data sheet for exact timer and locations)

ADC12SHP Bit 9 ADC12_A sample-and-hold pulse-mode select. This bit selects the source of the sampling signal

(SAMPCON) to be either the output of the sampling timer or the sample-input signal directly.

O SAMPCON signal is sourced from the sample-input signal.

1 SAMPCON signal is sourced from the sampling timer.

ADC12ISSH Bit 8 ADC12_A invert signal sample-and-hold

0 The sample-input signal is not inverted.

1 The sample-input signal is inverted.

ADC12DIVx Bits 7-5 ADC12_A clock divider

000 /1

001 /2

010 /3

011 /4

100 /5

101 /6

110 /7

111 /8

ADC12SSELx Bits 4-3 ADC12_A clock source select

00 ADC12OSC (MODOSC)

01 ACLK

10 MCLK

11 SMCLK

ADC12CONSEQx Bits 2-1 ADC12_A conversion sequence mode select

00 Single-channel, single-conversion

01 Sequence-of-channels

10 Repeat-single-channel

11 Repeat-sequence-of-channels

ADC12BUSY Bit 0 ADC12_A busy. This bit indicates an active sample or conversion operation.

0 No operation is active.

1 A sequence, sample, or conversion is active.



ADC12_A Control Register 2 (ADC12CTL2)

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | | | |
|------------|----------|----------|--------|---------|---------|-----------------|-------------------|--|--|--|
| Reserved | | | | | | | | | | |
| r-0 | r-0 | r-0 | r-0 | r-0 | r-0 | r-0 | rw-0 | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
| ADC12TCOFF | Reserved | ADC12RES | | ADC12DF | ADC12SR | ADC12 REFOUT | ADC12 REFBURST | | | |
| rw-(0) | r-0 | rw-(1) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | | | |

Modifiable only when ADC12ENC = 0

Reserved Bits 15-9 Reserved. Read back as 0.

ADC12PDIV Bit 8 ADC12_A predivider. This bit predivides the selected ADC12_A clock source.

0 Predivide by 11 Predivide by 4

ADC12TCOFF Bit 7 ADC12_A temperature sensor off. If the bit is set, the temperature sensor turned off. This is used to save

power

Reserved Bit 6 Reserved. Read back as 0.

ADC12RES Bits 5-4 ADC12_A resolution. This bit defines the conversion result resolution.

8 bit (9 clock cycle conversion time)
10 bit (11 clock cycle conversion time)
12 bit (13 clock cycle conversion time)

11 Reserved

ADC12DF Bit 3 ADC12_A data read-back format. Data is always stored in the binary unsigned format.

0 Binary unsigned. Theoretically the analog input voltage – V_{REF} results in 0000h, the analog input

voltage + V_{REF} results in 0FFFh.

Signed binary (2s complement), left aligned. Theoretically the analog input voltage – V_{REF}

results in 8000h, the analog input voltage + V_{REF} results in 7FF0h.

ADC12SR Bit 2 ADC12_A sampling rate. This bit selects the reference buffer drive capability for the maximum sampling

rate. Setting ADC12SR reduces the current consumption of the reference buffer.

0 Reference buffer supports up to ~200 ksps.

1 Reference buffer supports up to ~50 ksps.

ADC12REFOUT Bit 1 Reference output

0 Reference output off

1 Reference output on

ADC12REFBURST Bit 0 Reference burst. ADC12REFOUT must also be set.

0 Reference buffer on continuously

1 Reference buffer on only during sample-and-conversion

ADC12_A Conversion Memory Register (ADC12MEMx)

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | | | |
|--------------------|----|----|----|----|------------|-----------|----|--|--|--|
| 0 | 0 | 0 | 0 | | Conversion | n Results | | | | |
| r0 | r0 | r0 | r0 | rw | rw | rw | rw | | | |
| | | | | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
| Conversion Results | | | | | | | | | | |
| rw | rw | rw | rw | rw | rw | rw | rw | | | |
| | | | | | | | | | | |

Conversion Results Bits 15-0

The 12-bit conversion results are right justified. Bit 11 is the MSB. Bits 15–12 are 0 in 12-bit mode, bits 15–10 are 0 in 10-bit mode, and bits 15–8 are 0 in 8-bit mode. Writing to the conversion memory registers corrupts the results. This data format is used if ADC12DF = 0.



ADC12_A Conversion Memory Register (ADC12MEMx), 2s-Complement Format

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | | | | | |
|--------------------|----|----|----|----|----|----|----|--|--|--|--|--|
| Conversion Results | | | | | | | | | | | | |
| rw | rw | rw | rw | rw | rw | rw | rw | | | | | |
| | | | | | | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | | |
| Conversion Results | | | | 0 | 0 | 0 | 0 | | | | | |
| rw | rw | rw | rw | r0 | r0 | r0 | r0 | | | | | |

Conversion Results

Bits 15-0

The 12-bit conversion results are left justified, 2s-complement format. Bit 15 is the MSB. Bits 3–0 are 0 in 12-bit mode, bits 5–0 are 0 in 10-bit mode, and bits 7–0 are 0 in 8-bit mode. This data format is used if ADC12DF = 1. The data is stored in the right-justified format and is converted to the left-justified 2s-complement format during read back.

ADC12_A Conversion Memory Control Register (ADC12MCTLx)

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----------|----|------------|----|----|-------|-------|----|
| ADC12EOS | | ADC12SREFx | | | ADC12 | INCHx | |
| rw | rw | rw | rw | rw | rw | rw | rw |

Modifiable only when ADC12ENC = 0

ADC12EOS Bit 7 End of sequence. Indicates the last conversion in a sequence.

0 Not end of sequence

1 End of sequence

ADC12SREFx Bits 6-4 Select reference

000 $V_{R+} = AV_{CC}$ and $V_{R-} = AV_{SS}$

001 $V_{R+} = V_{REF+}$ and $V_{R-} = AV_{SS}$

 $V_{R+} = Ve_{REF+} \text{ and } V_{R-} = AV_{SS}$

011 $V_{R+} = Ve_{REF+}$ and $V_{R-} = AV_{SS}$

100 $V_{R+} = AV_{CC}$ and $V_{R-} = V_{REF-} / Ve_{REF-}$

101 $V_{R+} = V_{REF+}$ and $V_{R-} = V_{REF-} / V_{REF-}$

110 $V_{R+} = Ve_{REF+}$ and $V_{R-} = V_{REF-} / Ve_{REF-}$

111 $V_{R+} = Ve_{REF+}$ and $V_{R-} = V_{REF-} / Ve_{REF-}$

ADC12INCHx Bits 3-0 Input channel select

0000 A0

0001 A1

0010 A2

0010 A2

0011 A3

0100 A4

0101 A5

0110 A6

0111 A7

1000 Ve_{REF+}

1001 V_{REF}_/Ve_{REF}_

1010 Temperature diode

1011 $(AV_{CC} - AV_{SS}) / 2$

1100 A12

1101 A13

1110 A14

1111 A15



ADC12_A Interrupt Enable Register (ADC12IE)

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|-----------|-----------|-----------|-----------|-----------|-----------|-----------|----------|
| ADC12IE15 | ADC12IE14 | ADC12IE13 | ADC12IE12 | ADC12IE11 | ADC12IE10 | ADC12IFG9 | ADC12IE8 |
| rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) |
| | | | | | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| ADC12IE7 | ADC12IE6 | ADC12IE5 | ADC12IE4 | ADC12IE3 | ADC12IE2 | ADC12IE1 | ADC12IE0 |
| rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) |

ADC12IEx

Bits 15-0 Interrupt enable. These bits enable or disable the interrupt request for the ADC12IFGx bits.

0 Interrupt disabled

1 Interrupt enabled

ADC12_A Interrupt Flag Register (ADC12IFG)

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|------------|------------|------------|------------|------------|------------|-----------|-----------|
| ADC12IFG15 | ADC12IFG14 | ADC12IFG13 | ADC12IFG12 | ADC12IFG11 | ADC12IFG10 | ADC12IFG9 | ADC12IFG8 |
| rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) |
| | | | | 1 | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| ADC12IFG7 | ADC12IFG6 | ADC12IFG5 | ADC12IFG4 | ADC12IFG3 | ADC12IFG2 | ADC12IFG1 | ADC12IFG0 |
| rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) | rw-(0) |

ADC12IFGx

Bits 15-0

ADC12MEMx interrupt flag. These bits are set when corresponding ADC12MEMx is loaded with a conversion result. The ADC12IFGx bits are reset if the corresponding ADC12MEMx is accessed, or may be reset with software.

0 No interrupt pending

1 Interrupt pending



ADC12_A Interrupt Vector Register (ADC12IV) 14 13 12 9 8 11 10 0 0 0 0 0 0 0 0 r0 r0 r0 r0 r0 r0 r0 r0 7 6 5 4 3 2 0 1 0 0 0 ADC12IVx r0 r0 r-(0) r-(0) r-(0) r-(0) r-(0) r0

ADC12IVx Bits 15-0 ADC12_A interrupt vector value

| ADC12IV Contents | Interrupt Source | Interrupt Flag | Interrupt Priority |
|---------------------|---------------------------|----------------|--------------------|
| 000h | No interrupt pending | - | |
| 002h | ADC12MEMx overflow | - | Highest |
| 004h | Conversion time overflow | - | |
| 006h | ADC12MEM0 interrupt flag | ADC12IFG0 | |
| 008h | ADC12MEM1 interrupt flag | ADC12IFG1 | |
| 00Ah | ADC12MEM2 interrupt flag | ADC12IFG2 | |
| 00Ch | ADC12MEM3 interrupt flag | ADC12IFG3 | |
| 00Eh | ADC12MEM4 interrupt flag | ADC12IFG4 | |
| 010h | ADC12MEM5 interrupt flag | ADC12IFG5 | |
| 012h | ADC12MEM6 interrupt flag | ADC12IFG6 | |
| 014h | ADC12MEM7 interrupt flag | ADC12IFG7 | |
| 016h | ADC12MEM8 interrupt flag | ADC12IFG8 | |
| 018h | ADC12MEM9 interrupt flag | ADC12IFG9 | |
| 01Ah | ADC12MEM10 interrupt flag | ADC12IFG10 | |
| 01Ch | ADC12MEM11 interrupt flag | ADC12IFG11 | |
| 01Eh | ADC12MEM12 interrupt flag | ADC12IFG12 | |
| 020h | ADC12MEM13 interrupt flag | ADC12IFG13 | |
| 022h | ADC12MEM14 interrupt flag | ADC12IFG14 | |
| 024h | ADC12MEM15 interrupt flag | ADC12IFG15 | Lowest |



Embedded Emulation Module (EEM)

This chapter describes the embedded emulation module (EEM) that is implemented in all flash devices.

| Topic | | Page |
|-------|--|------------|
| | | |
| 20.1 | Embedded Emulation Module (EEM) Introduction | 524 |
| 20.2 | EEM Building Blocks | 526 |
| 20.3 | EEM Configurations | 528 |



20.1 Embedded Emulation Module (EEM) Introduction

Every MSP430 flash-based microcontroller implements an EEM. It is accessed and controlled through either 4-wire JTAG mode or Spy-Bi-Wire mode. Each implementation is device dependent and is described in Section 20.3, the EEM Configurations section, and the device-specific data sheet.

In general, the following features are available:

- Nonintrusive code execution with real-time breakpoint control
- Single-step, step-into, and step-over functionality
- Full support of all low-power modes
- Support for all system frequencies, for all clock sources
- Up to eight (device-dependent) hardware triggers/breakpoints on memory address bus (MAB) or memory data bus (MDB)
- Up to two (device-dependent) hardware triggers/breakpoints on CPU register write accesses
- MAB, MDB, and CPU register access triggers can be combined to form up to ten (device dependent) complex triggers/breakpoints
- Up to two (device dependent) cycle counters
- Trigger sequencing (device dependent)
- Storage of internal bus and control signals using an integrated trace buffer (device dependent)
- Clock control for timers, communication peripherals, and other modules on a global device level or on a per-module basis during an emulation stop

Figure 20-1 shows a simplified block diagram of the largest currently-available 5xx EEM implementation.

For more details on how the features of the EEM can be used together with the IAR Embedded Workbench™ debugger, see the application report *Advanced Debugging Using the Enhanced Emulation Module* (SLAA263) at www.msp430.com. For usage with Code Composer Essentials (CCE), see the application report *Advanced Debugging Using the Enhanced Emulation Module* (SLAA393) at www.msp430.com. Most other debuggers supporting the MSP430 have the same or a similar feature set. For details, see the user's guide of the applicable debugger.






Figure 20-1. Large Implementation of EEM



EEM Building Blocks www.ti.com

20.2 EEM Building Blocks

20.2.1 Triggers

The event control in the EEM of the MSP430 system consists of triggers, which are internal signals indicating that a certain event has happened. These triggers may be used as simple breakpoints, but it is also possible to combine two or more triggers to allow detection of complex events and cause various reactions other than stopping the CPU.

In general, the triggers can be used to control the following functional blocks of the EEM:

- Breakpoints (CPU stop)
- State storage
- Sequencer
- Cycle counter

There are two different types of triggers – the memory trigger and the CPU register write trigger.

Each memory trigger block can be independently selected to compare either the MAB or the MDB with a given value. Depending on the implemented EEM, the comparison can be =, \neq , \geq , or \leq . The comparison can also be limited to certain bits with the use of a mask. The mask is either bit-wise or byte-wise, depending upon the device. In addition to selecting the bus and the comparison, the condition under which the trigger is active can be selected. The conditions include read access, write access, DMA access, and instruction fetch.

Each CPU register write trigger block can be independently selected to compare what is written into a selected register with a given value. The observed register can be selected for each trigger independently. The comparison can be =, \neq , \geq , or \leq . The comparison can also be limited to certain bits with the use of a bit mask.

Both types of triggers can be combined to form more complex triggers. For example, a complex trigger can signal when a particular value is written into a user-specified address.

20.2.2 Trigger Sequencer

The trigger sequencer allows the definition of a certain sequence of trigger signals before an event is accepted for a break or state storage event. Within the trigger sequencer, it is possible to use the following features:

- Four states (State 0 to State 3)
- Two transitions per state to any other state
- Reset trigger that resets the sequencer to State 0.

The trigger sequencer always starts at State 0 and must execute to State 3 to generate an action. If State 1 or State 2 are not required, they can be bypassed.

20.2.3 State Storage (Internal Trace Buffer)

The state storage function uses a built-in buffer to store MAB, MDB, and CPU control signal information (i.e., read, write, or instruction fetch) in a nonintrusive manner. The built-in buffer can hold up to eight entries. The flexible configuration allows the user to record the information of interest very efficiently.

20.2.4 Cycle Counter

The cycle counter provides one or two 40-bit counters to measure the cycles used by the CPU to execute certain tasks. On some devices, the cycle counter operation can be controlled using triggers. This allows, for example, conditional profiling, such as profiling a specific section of code.



www.ti.com EEM Building Blocks

20.2.5 Clock Control

The EEM provides device-dependent flexible clock control. This is useful in applications where a running clock is needed for peripherals after the CPU is stopped (e.g., to allow a UART module to complete its transfer of a character or to allow a timer to continue generating a PWM signal).

The clock control is flexible and supports both modules that need a running clock and modules that must be stopped when the CPU is stopped due to a breakpoint.



EEM Configurations www.ti.com

20.3 EEM Configurations

Table 20-1 gives an overview of the EEM configurations in the MSP430 5xx family. The implemented configuration is device dependent, and device-specific details can be found in the application report Advanced Debugging Using the Enhanced Emulation Module (EEM) With CCE Version 3 (SLAA393), MSP-FET430 Flash Emulation Tool (FET) (for Use With IAR v3+) User's Guide (SLAU138), and MSP-FET430 Flash Emulation Tool (FET) (for Use With CCE v3.1) User's Guide (SLAU157).

Table 20-1. 5xx EEM Configurations

| Feature | XS | S | M | L |
|-----------------------------|---|---|---|---|
| Memory bus triggers | 2 (=, ≠ only) | 3 | 5 | 8 |
| Memory bus trigger mask for | Low byte High byte Four upper addr bits | Low byte High byte Four upper addr bits | Low byte High byte Four upper addr bits | All 16 or 20 bits |
| CPU register write triggers | 0 | 1 | 1 | 2 |
| Combination triggers | 2 | 4 | 6 | 10 |
| Sequencer | No | No | Yes | Yes |
| State storage | No | No | No | Yes |
| Cycle counter | 1 | 1 | 1 | 2 (including triggered start/stop |

In general, the following features can be found on any device:

- At least two MAB/MDB triggers supporting:
 - Distinction between CPU, DMA, read, and write accesses
 - $-=, \neq, \geq, \text{ or } \leq \text{ comparison (in XS, only } =, \neq)$
- At least two trigger combination registers
- Hardware breakpoints using the CPU stop reaction
- At least one 40-bit cycle counter
- Enhanced clock control with individual control of module clocks

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Applications Products Amplifiers amplifier.ti.com Audio www.ti.com/audio Data Converters Automotive www.ti.com/automotive dataconverter.ti.com DLP® Products Broadband www.dlp.com www.ti.com/broadband DSP Digital Control dsp.ti.com www.ti.com/digitalcontrol Clocks and Timers www.ti.com/clocks Medical www.ti.com/medical Military Interface www.ti.com/military interface.ti.com Optical Networking Logic logic.ti.com www.ti.com/opticalnetwork Power Mgmt power.ti.com Security www.ti.com/security Telephony Microcontrollers microcontroller.ti.com www.ti.com/telephony Video & Imaging www.ti-rfid.com www.ti.com/video RF/IF and ZigBee® Solutions www.ti.com/lprf Wireless www.ti.com/wireless

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2009, Texas Instruments Incorporated