


Cireș Estera- proiect CID

CIREȘ, ESTERA-7-G-III






Tabelul de adevăr aferent automatului secvențial, care surprinde informația despre starea actuală și cea viitoare



En																
Q ₃	Q ₂	Q ₁	Q ₀	acțiune	Ld	PT	D ₃	D ₂	D ₁	D ₀		r	clk	Ld	En	Acțiune
0	0	0	0	1	1	x	0	1	0	0		1	x	x	x	r
0	0	0	1	1	1	x	0	0	0	0		0	5	1	x	1
0	0	1	0	-	x	1	x	x	0	x		0	5	0	0	nr.
0	0	1	1	1	x	1	x	0	0	0	1					
0	1	0	0	1	1	x	0	1	1	0						
0	1	0	1	-	x	1	x	x	0	x						
0	1	1	0	nr.	0	0	0	x	1	x	1					
0	1	1	1	1	1	x	0	0	1	1						
1	0	0	0													
1	0	0	1													
1	0	1	0													
1	0	1	1													
1	1	0	0													
1	1	0	1													
1	1	1	0													
1	1	1	1													







Implementare cu MUX 4:1 și porți logice (MUX 4:1 ← 4 intrări, 2 adrese, 1 ieșire)















project_Cires_Estera - [C:/Temp/project_Cires_Estera/project_Cires_Estera.xpr] - Vivado 2018.2

File Edit Flow Tools Reports Window Layout View Run Help Quick Access

Synthesis Out-of-date details

Flow Navigator

PROJECT MANAGER

- Settings
- Add Sources
- Language Templates
- IP Catalog

IP INTEGRATOR

- Create Block Design
- Open Block Design
- Generate Block Design

SIMULATION

- Run Simulation

RTL ANALYSIS

- Open Elaborated Design

SYNTHESIS

- Run Synthesis
- Open Synthesized Design

IMPLEMENTATION

- Run Implementation
- Open Implemented Design

PROGRAM AND DEBUG

- Generate Bitstream

Scope Sources

Design Sources (1)

- top_level(Behavioral) (main.vhd) (10)
 - cnt: counter(Behavioral) (counter.vhd)
 - InvQ0: inv(Behavioral) (inv.vhd)
 - InvQ1: inv(Behavioral) (inv.vhd)
 - OrLd: or2(Behavioral) (or2.vhd)
 - En: mux4(Behavioral) (mux4.vhd)
 - Ld: mux4(Behavioral) (mux4.vhd)
 - D0: mux4(Behavioral) (mux4.vhd)
 - D1: mux4(Behavioral) (mux4.vhd)
 - D2: mux4(Behavioral) (mux4.vhd)
 - D3: mux4(Behavioral) (mux4.vhd)

Constraints

Simulation Sources (1)

- sim_1(1)
 - test(Behavioral) (simulare.vhd) (1)

Utility Sources

Hierarchy Libraries Compile Order

Tcl Console

Messages Log

```

# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test behav' loaded.

```

Type a Tcl command here

11.0 Insert VHDL

main.vhd x simulare.vhd x Untitled 1 x counter.vhd x inv.vhd x mux4.vhd x or2.vhd x

C:/Temp/project_Cires_Estera/project_Cires_Estera/srcs/sources_1/newor2.vhd

```

1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3
4
5 entity or2 is
6     Port ( x : in STD_LOGIC;
7           y : in STD_LOGIC;
8           f : out STD_LOGIC);
9 end or2;
10
11 architecture Behavioral of or2 is
12
13
14     f <= x or y;
15
16 end Behavioral;
17

```

project_Cires_Estera - [C:/Temp/project_Cires_Estera/project_Cires_Estera.xpr] - Vivado 2018.2

File Edit Flow Tools Reports Window Layout View Run Help Quick Access

Synthesis Out-of-date details

Flow Navigator

PROJECT MANAGER

- Settings
- Add Sources
- Language Templates
- IP Catalog

IP INTEGRATOR

- Create Block Design
- Open Block Design
- Generate Block Design

SIMULATION

- Run Simulation

RTL ANALYSIS

- Open Elaborated Design

SYNTHESIS

- Run Synthesis
- Open Synthesized Design

IMPLEMENTATION

- Run Implementation
- Open Implemented Design

PROGRAM AND DEBUG

- Generate Bitstream

Scope Sources

Design Sources (1)

- top_level(Behavioral) (main.vhd) (10)
 - cnt: counter(Behavioral) (counter.vhd)
 - InvQ0: inv(Behavioral) (inv.vhd)
 - InvQ1: inv(Behavioral) (inv.vhd)
 - OrLd: or2(Behavioral) (or2.vhd)
 - En: mux4(Behavioral) (mux4.vhd)
 - Ld: mux4(Behavioral) (mux4.vhd)
 - D0: mux4(Behavioral) (mux4.vhd)
 - D1: mux4(Behavioral) (mux4.vhd)
 - D2: mux4(Behavioral) (mux4.vhd)
 - D3: mux4(Behavioral) (mux4.vhd)

Constraints

Simulation Sources (1)

- sim_1(1)
 - test(Behavioral) (simulare.vhd) (1)

Utility Sources

Hierarchy Libraries Compile Order

Tcl Console

Messages Log

```

# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test behav' loaded.

```

Type a Tcl command here

10.0 Insert VHDL

main.vhd x simulare.vhd x Untitled 1 x counter.vhd x inv.vhd x mux4.vhd x or2.vhd x

C:/Temp/project_Cires_Estera/project_Cires_Estera/srcs/sources_1/newmux4.vhd

```

1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3
4 entity mux4 is
5     Port ( A : in STD_LOGIC_VECTOR (1 downto 0);
6           I : in STD_LOGIC_VECTOR (3 downto 0);
7           Y : out STD_LOGIC);
8 end mux4;
9
10 architecture Behavioral of mux4 is
11
12
13 begin
14     mux4: process (A,I)
15     begin
16         case A is
17             when "00" => Y <= I(0);
18             when "01" => Y <= I(1);
19             when "10" => Y <= I(2);
20             when "11" => Y <= I(3);
21             when others => Y <= 'X';
22         end case;
23     end process;
24

```


project_Cires_Estera - [C:/Temp/project_Cires_Estera/project_Cires_Estera.xpr] - Vivado 2018.2

File Edit Flow Tools Reports Window Layout View Run Help Quick Access

Synthesis Out-of-date details

Flow Navigator

PROJECT MANAGER

- Settings
- Add Sources
- Language Templates
- IP Catalog

IP INTEGRATOR

- Create Block Design
- Open Block Design
- Generate Block Design

SIMULATION

- Run Simulation

RTL ANALYSIS

- Open Elaborated Design

SYNTHESIS

- Run Synthesis
- Open Synthesized Design

IMPLEMENTATION

- Run Implementation
- Open Implemented Design

PROGRAM AND DEBUG

- Generate Bitstream
- Unselect all selected objects

Scope Sources

- Design Sources (1)
 - top_level(Behavioral) (main.vhd) (10)
- Constraints
- Simulation Sources (1)
 - sim_1(1)
 - test(Behavioral) (simulare.vhd) (1)
- Utility Sources

Hierarchy Libraries Compile Order

main.vhd x simulare.vhd x Untitled 1 x

C:/Temp/project_Cires_Estera/project_Cires_Estera/srcs/sim_1new/simulare.vhd

```

1: library IEEE;
2: use IEEE.STD_LOGIC_1164.ALL;
3: entity test is
4:     Port ( );
5: end test;
6:
7: architecture Behavioral of test is
8:
9:     component top_level is
10:         Port ( R : in STD_LOGIC;
11:              clk : in STD_LOGIC;
12:              Q : out STD_LOGIC_VECTOR (3 downto 0));
13:     end component top_level;
14:
15:     signal R_test,clk_test:std_logic;
16:     signal Q_test:std_logic_vector(3 downto 0);
17:
18:     begin
19:         process
20:         begin
21:             clk_test<='0'; wait for 1.5ns;
22:             clk_test<='1'; wait for 1.5ns;
23:         end process;
24:     end

```

Tcl Console

```

run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test behav' loaded.

```

Type a Tcl command here

project_Cires_Estera - [C:/Temp/project_Cires_Estera/project_Cires_Estera.xpr] - Vivado 2018.2

File Edit Flow Tools Reports Window Layout View Run Help Quick Access

Synthesis Out-of-date details

Flow Navigator

PROJECT MANAGER

- Settings
- Add Sources
- Language Templates
- IP Catalog

IP INTEGRATOR

- Create Block Design
- Open Block Design
- Generate Block Design

SIMULATION

- Run Simulation

RTL ANALYSIS

- Open Elaborated Design

SYNTHESIS

- Run Synthesis
- Open Synthesized Design

IMPLEMENTATION

- Run Implementation
- Open Implemented Design

PROGRAM AND DEBUG

- Generate Bitstream
- Run the simulation until there are no more events or until a Verilog '\$finish' or '\$stop'

Scope Sources

- Design Sources (1)
 - top_level(Behavioral) (main.vhd) (10)
 - cnt: counter(Behavioral) (counter.vhd)
 - InvQ0: inv(Behavioral) (inv.vhd)
 - InvQ1: inv(Behavioral) (inv.vhd)
 - OrLd: or2(Behavioral) (or2.vhd)
 - En: mux4(Behavioral) (mux4.vhd)
 - Ld: mux4(Behavioral) (mux4.vhd)
 - D0: mux4(Behavioral) (mux4.vhd)
 - D1: mux4(Behavioral) (mux4.vhd)
 - D2: mux4(Behavioral) (mux4.vhd)
 - D3: mux4(Behavioral) (mux4.vhd)
- Constraints
- Simulation Sources (1)
 - sim_1(1)
 - test(Behavioral) (simulare.vhd) (1)
- Utility Sources

Hierarchy Libraries Compile Order

main.vhd x simulare.vhd x Untitled 1 x

C:/Temp/project_Cires_Estera/project_Cires_Estera/srcs/sim_1new/simulare.vhd

```

13: end component top_level;
14:
15: signal R_test,clk_test:std_logic;
16: signal Q_test:std_logic_vector(3 downto 0);
17:
18: begin
19:     process
20:     begin
21:         clk_test<='0'; wait for 1.5ns;
22:         clk_test<='1'; wait for 1.5ns;
23:     end process;
24:     process
25:     begin
26:         R_test<='1'; wait for 3ns;
27:         R_test<='0'; wait for 1000ns;
28:     end process;
29:     connect top_level port map (
30:         R=>R_test,
31:         clk=>clk_test,
32:         Q=>Q_test
33:     );
34: end Behavioral;
35:

```

Tcl Console

```

run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test behav' loaded.

```

Type a Tcl command here

