


# Arquitectura de Computadores MEEC (2016/17 – 2º Sem.)

Utilização do VIVADO

**Prof. Nuno Horta** 

#### UNIDADE DE PROCESSAMENTO

#### Projeto no VIVADO (Abrir Projecto)



DATAPATH


REGISTER
FUNCTIONALUNIT
DATAMEMORY




```
? _ 🗆 🗗
DataPath.vhd
C:/Users/IT-ICGLX-ADMIN/Desktop/DP/project_2014.2.srcs/sources_1/imports/sources_1/new/DataPath.vhd
    1 library IEEE;
      use IEEE.STD LOGIC 1164.ALL;
CII
   4 entity DataPath is
   5
           Port (
              AA : in std logic vector (3 downto 0);
              BA : in std logic vector (3 downto 0);
              DA : in std logic vector (3 downto 0);
   9
              WR : in std logic;
   10
              MA : in std logic;
11
              MB : in std logic:
              KNS : in std logic_vector (15 downto 0);
   13
              CLK : in std logic;
              MW : in std logic;
15
              FS : in std logic vector (3 downto 0);
   16
              MD : in std logic;
   17
              D : out std logic vector (15 downto 0);
              FL : out std logic vector (3 downto 0));
   19 end DataPath;
   20
   21 parchitecture structural of DataPath is
   22 Component RegisterFile is
           Port ( CLK : in std logic;
                  Data : in std logic vector (15 downto 0);
   24
   25
                  WR : in std logic;
   26
                  DA : in std logic vector (3 downto 0);
   27
                  AA : in std logic vector (3 downto 0);
   28
                  BA : in std logic vector (3 downto 0);
   29
                  A : out std logic vector (15 downto 0);
   30
                  B : out std logic vector (15 downto 0));
   31 Aend component;
   32
   33 - component FunctionalUnit is
   34
           Port ( A : in std logic vector (15 downto 0);
   35
                  B : in std logic vector (15 downto 0);
   36
                  FS : in std logic vector (3 downto 0);
   37
                  D : out std logic vector (15 downto 0);
                  FL : out std logic vector (3 downto 0));
   39 Aend component;
   40
   41 © component DataMemory is
           Port ( Address : in std logic vector (15 downto 0);
   43
                  Data : in std logic vector (15 downto 0);
   44
                  WR : in std logic;
   45
                  CLK : in std logic;
                  DataOut : out std logic vector (15 downto 0));
   47 end component;
       signal A, B, AK, BK, DM, DF, DI: std logic vector (15 downto 0);
   50
   51 begin
   52
           RF1 : RegisterFile port map (CLK => CLK, DATA=> DI, WR=>WR, DA=>DA, AA=>AA, BA=>BA, A=>A, B=>B);
           AK <= A when MA='0' else
   54
                 KNS when MA='1' else (others => 'X');
           BK <= B when MB='0' else
   56
                  KNS when MB='1' else (others => 'X');
   57
           FU1 : FunctionalUnit port map (A=>AK, B=>BK, FS=>FS, D=>DF, FL=>FL);
   58
           DM1 : DataMemory port map (Address=>BK, Data=>AK, WR=>MW, CLK=>CLK, DataOut=>DM);
   59
           DI <= DF when MD='0' else
   60
                  DM when MD='1' else (others => 'X');
   61
           D <= DI:
   62 end structural;
```

#### DATAPATH

REGISTER
FUNCTIONALUNIT
DATAMEMORY







**DATAPATH** 

Schematic

REGISTER
FUNCTIONALUNIT
DATAMEMORY





## VHDL - L

RegisterFile.vhd

end component;

C:/Users/IT-ICGLX-ADMIN/Desktop/DP/project\_2014.2.srcs/sources\_1/imports/sources\_1/new/RegisterFile.vhd

DATAPATH

REGISTERFILE

**REGISTER16 DECODER MUX16T01** 

```
use IEEE.STD LOGIC 1164.ALL;
       entity RegisterFile is
            Port ( CLK : in std logic;
                   Data: in std logic vector (15 downto 0);
                   WR : in std logic;
                   DA : in std logic vector (3 downto 0);
                   AA : in std logic vector (3 downto 0);
                   BA : in std logic vector (3 downto 0);
                   A : out std logic vector (15 downto 0);
                   B : out std logic vector (15 downto 0));
       end RegisterFile;
p 15 architecture structural of RegisterFile is
       component Register16 is
            port( D: in std logic vector(15 downto 0);
   18
                    Load: in std logic;
   19
                    CLK: in std logic;
   20
                    Q: out std logic vector(15 downto 0):=(others => '0')
   21
   22 Aend component;
   24
       component mux16to1 16 is
            Port ( S : in std logic vector (3 downto 0);
   26
                   I0 : in std logic_vector (15 downto 0);
   27
                   I1 : in std logic vector (15 downto 0);
   28
                   I2 : in std logic vector (15 downto 0);
   29
                   I3 : in std logic vector (15 downto 0);
   30
                   I4 : in std logic vector (15 downto 0);
   31
                   I5 : in std logic vector (15 downto 0);
   32
                   I6 : in std logic vector (15 downto 0);
   33
                   I7 : in std logic vector (15 downto 0);
   34
                   I8: in std logic vector (15 downto 0);
   35
                   19 : in std logic vector (15 downto 0);
   36
                   I10 : in std logic vector (15 downto 0);
   37
                   I11 : in std logic vector (15 downto 0);
   38
                   I12 : in std logic vector (15 downto 0);
   39
                   I13 : in std logic vector (15 downto 0);
   40
                   I14 : in std logic vector (15 downto 0);
   41
                   I15 : in std logic vector (15 downto 0)
                                                                 65 signal DO, D1, D2, D3, D4, D5, D6, D7, D8, D9, D10, D11, D12, D13, D14, D15: std logic;
   42
                   0 : out std logic vector (15 downto 0))
                                                                 66 signal LO, L1, L2, L3, L4, L5, L6, L7, L8, L9, L10, L11, L12, L13, L14, L15: std logic;
   43 Aend component;
                                                                 67 signal Q0, Q1, Q2, Q3, Q4, Q5, Q6, Q7, Q8, Q9, Q10, Q11, Q12, Q13, Q14, Q15; std logic vector (15 downto 0);
   44
                                                                 69 begin
   45
       component Decoder is
                                                                         Decoder1: Decoder port map (A => DA, D0=>D0, D1=>D1, D2=>D2, D3=>D3, D4=>D4, D5=>D5, D6=>D6, D7=>D7, D8=>
            Port ( A : in std logic vector (3 downto 0);
                                                                         L1 <= D1 and WR; L2 <= D2 and WR; L3 <= D3 and WR; L4 <= D4 and WR; L5 <= D5 and WR; L6 <= D6 and WR; L7
   47
                   D0 : out std logic;
                                                                 72
   48
                   D1 : out std logic;
                                                                 73
                                                                         R1: Register16 port map (D => Data, Load => L1, CLK => CLK, Q=> Q1);
   49
                   D2 : out std logic;
                                                                         R2: Register16 port map (D => Data, Load => L2, CLK => CLK, Q=> Q2);
   50
                   D3 : out std logic;
                                                                         R3: Register16 port map (D => Data, Load => L3, CLK => CLK, Q=> Q3);
   51
                                                                         R4: Register16 port map (D => Data, Load => L4, CLK => CLK, Q=> Q4);
                   D4 : out std logic;
                                                                         R5: Register16 port map (D => Data, Load => L5, CLK => CLK, O=> O5);
   52
                   D5 : out std logic:
                                                                         R6: Register16 port map (D => Data, Load => L6, CLK => CLK, Q=> Q6);
   53
                   D6 : out std logic;
                                                                         R7: Register16 port map (D => Data, Load => L7, CLK => CLK, Q=> Q7);
   54
                   D7 : out std logic;
                                                                         R8: Register16 port map (D => Data, Load => L8, CLK => CLK, Q=> Q8);
   55
                   D8 : out std logic;
                                                                         R9: Register16 port map (D => Data, Load => L9, CLK => CLK, Q=> Q9);
                   D9 : out std logic:
                                                                         R10: Register16 port map (D => Data, Load => L10, CLK => CLK, O=> O10);
   57
                   D10 : out std logic;
                                                                         R11: Register16 port map (D => Data, Load => L11, CLK => CLK, Q=> Q11);
                                                                         R12: Register16 port map (D => Data, Load => L12, CLK => CLK, Q=> Q12);
   58
                   D11 : out std logic;
                                                                         R13: Register16 port map (D => Data, Load => L13, CLK => CLK, Q=> Q13);
   59
                   D12 : out std logic;
                                                                         R14: Register16 port map (D => Data, Load => L14, CLK => CLK, Q=> Q14);
                   D13 : out std logic;
                                                                         R15: Register16 port map (D => Data, Load => L15, CLK => CLK, Q=> Q15);
                   D14 : out std logic;
                                                                         MA: mux16to1_16 port map (S => AA, IO => Q0, I1 => Q1, I2 => Q2, I3 => Q3, I4 => Q4, I5 => Q5, I6 => Q6,
                   D15 : out std logic);
```

90 Aend structural:

\_ 0 2

MB: mux16to1 16 port map (S => BA, IO => Q0, I1 => Q1, I2 => Q2, I3 => Q3, I4 => Q4, I5 => Q5, I6 => Q6,



DATAPATH

REGISTERFILE

**REGISTER16** 

DECODER

**MUX16T01** 

```
Register 16. vhd
                                                                                      _ 🗆 🗗
   C:/Users/IT-ICGLX-ADMIN/Desktop/DP/project 2014.2.srcs/sources 1/imports/sources 1/imports/files/Register16.vhd
        library ieee;
       use ieee.std logic 1164.all;
    3
        entity Register16 is
    5
            port ( D: in std logic vector (15 downto 0);
Load: in std logic;
                     CLK: in std logic;
                     Q: out std logic vector(15 downto 0):=(others => '0')
      Aend Register16;
   11
        architecture structural of Register16 is
   13
        begin
            O <= D when CLK'event and CLK='1' and Load='1';
   15 Aend structural;
                                                                              RF1
   16
```

Q\_reg[15:0]

RTL REG

Register16

RegisterFile

Q[15:0]

CLK

D[15:0]



#### VHDL – Lab1


DATAPATH

REGISTERFILE

REGISTER16

DECODER

MUX16T01





```
Decoder.vhd
                                                                                   _ 🗆 🗗
   C:/Users/IT-ICGLX-ADMIN/Desktop/DP/project_2014.2.srcs/sources_1/imports/sources_1/new/Decoder.vhd
        library IEEE:
        use IEEE.STD LOGIC 1164.ALL;
(31
    3
    4
        entity Decoder is
    5
            Port ( A : in STD LOGIC VECTOR (3 downto 0);
                   D0 : out STD LOGIC;
                   D1 : out STD LOGIC;
                   D2 : out STD LOGIC;
    9
                   D3 : out STD LOGIC;
                   D4 : out STD LOGIC;
   11
                   D5 : out STD LOGIC;
                                                                 RTL_INV
   12
                   D6 : out STD LOGIC;
                                                                 D02_j__0
   13
                   D7 : out STD LOGIC;
   14
                   D8 : out STD LOGIC;
   15
                   D9 : out STD LOGIC;
                                                                                   D120_j
   16
                   D10 : out STD LOGIC;
   17
                   D11 : out STD LOGIC;
   18
                   D12 : out STD LOGIC;
   19
                   D13 : out STD LOGIC;
   20
                   D14 : out STD LOGIC;
                   D15 : out STD LOGIC);
      end Decoder;
   23
       architecture Behavioral of Decoder is
   25
       begin
   26
            DO <= not A(3) and not A(2) and not A(1) and not A(0);
   27
            D1 <= not A(3) and not A(2) and not A(1) and
                                                                A(0);
   28
            D2 <= not A(3) and not A(2) and
                                                  A(1) and not A(0);
            D3 <= not A(3) and not A(2) and
                                                  A(1) and
                                                                A(0);
   30
            D4 <= not A(3) and</p>
                                    A(2) and not A(1) and not A(0);
   31
                <= not A(3) and
                                    A(2) and not A(1) and
                                                                A(0);
   32
               <= not A(3) and
                                    A(2) and
                                                   A(1) and not A(0);
   33
               <= not A(3) and
                                     A(2) and
                                                   A(1) and
                                                                A(0);
   34
                       A(3) and not A(2) and not A(1) and not A(0);
   35
                       A(3) and not A(2) and not A(1) and
                                                                A(0);
   36
            D10 <=
                       A(3) and not A(2) and
                                                  A(1) and not A(0);
   37
            D11 <=
                       A(3) and not A(2) and
                                                   A(1) and
                                                                A(0);
   38
            D12 <=
                       A(3) and
                                     A(2) and not A(1) and not A(0);
   39
                                     A(2) and not A(1) and
            D13 <=
                       A(3) and
                                                                A(0);
   40
            D14 <=
                       A(3) and
                                     A(2) and
                                                   A(1) and not A(0);
   41
            D15 <=
                                     A(2) and
                       A(3) and
                                                  A(1) and
                                                                A(0);
       end Behavioral:
   43
```


DATAPATH

REGISTERFILE

REGISTER16

DECODER

MUX16TO1 (A)





```
_ 🗆 🔊
mux16to1_16.vhd
   C:/Users/IT-ICGLX-ADMIN/Desktop/DP/project_2014.2.srcs/sources_1/imports/sources_1/new/mux16to1_16.vhd
      library IEEE;
       use IEEE.STD LOGIC 1164.ALL;
    3
       entity mux16to1_16 is
    5
            Port ( S : in std logic vector (3 downto 0);
                   IO: in std logic vector (15 downto 0);
                   I1 : in std logic vector (15 downto 0);
                   I2 : in std logic vector (15 downto 0);
                   I3 : in std logic vector (15 downto 0);
  10
                   I4 : in std logic vector (15 downto 0);
  11
                   I5 : in std logic vector (15 downto 0);
  12
                   I6 : in std logic vector (15 downto 0);
  13
                   I7 : in std logic vector (15 downto 0);
  14
                   I8 : in std_logic_vector (15 downto 0);
  15
                   19 : in std logic vector (15 downto 0);
   16
                   I10 : in std logic vector (15 downto 0);
   17
                   I11 : in std logic vector (15 downto 0);
   18
                   I12 : in std logic vector (15 downto 0);
   19
                   I13 : in std logic vector (15 downto 0);
   20
                   I14 : in std logic vector (15 downto 0);
   21
                   I15 : in std logic vector (15 downto 0);
   22
                   0 : out std logic vector (15 downto 0));
       end mux16to1 16;
   24
   25
       architecture structural of mux16to1 16 is
   26
        component mux16tol is
   27
            Port (S: in std logic vector (3 dow
                                                                                    RF1
   28
                   IO: in std logic;
   29
                   I1 : in std logic;
   30
                   I2 : in std logic;
                                                                                                  muxGen[0].Mux
   31
                   I3 : in std logic;
                                                      I0[15:0
   32
                   I4 : in std logic;
                                                      I1[15:0
                                                                                                  I1
                                                                                                  I2
   33
                   I5 : in std logic;
                                                                                                  13
   34
                   I6 : in std logic;
                                                      I4[15
   35
                   I7 : in std logic;
                                                      I5[15
   36
                   I8 : in std logic;
                                                      17[15
                                                                                                  17
   37
                   I9 : in std logic;
                                                                                                  18
                                                                                                                  0[15:0]
   38
                   I10 : in std logic;
   39
                   I11 : in std logic;
                                                     I10[15
                                                                                                  I10
                                                                                                  I11
                                                     I11[15
   40
                   I12 : in std logic;
                                                     I12[15:
                                                                                                  I12
   41
                   I13 : in std logic;
                                                                                                  I13
   42
                   I14 : in std logic;
                                                                                                  I14
                                                                                                  I15
   43
                   I15 : in std logic;
                                                                                                S[3:0]
   44
                   0 : out std logic);
   45
       end component;
                                                                                                  muxGen[1].Mux
   46
   47
   48
           muxGen: for I in 15 downto 0 generate
   49
                Mux: mux16to1 port map (S => S, IO => IO(I), I1 => I1(I), I2 => I2(I), I3 =
   50
           end generate muxGen;
   51
   52
       end structural:
```

DATAPATH

REGISTERFILE

REGISTER16

DECODER

MUX16TO1 (B)



#### mux16to1.vhd C:/Users/IT-ICGLX-ADMIN/Desktop/DP/project 2014.2.srcs/sources 1/mports/sources 1/new/mux16to1.vhd library IEEE; M3 use IEEE.STD LOGIC 1164.ALL; (JI 3 entity mux16tol is Port ( S : in std logic vector (3 downto 0); I0 : in std logic; I1 : in std logic; I2 : in std logic; I3 : in std logic; 10 I4 : in std logic; 11 I5 : in std logic; I6 : in std logic; 13 I7 : in std logic; 14 18 : in std logic; 15 19 : in std logic; 16 I10 : in std logic; 17 I11 : in std logic; 18 I12 : in std logic; 19 I13 : in std logic; 20 I14 : in std logic; 21 I15 : in std logic; 0 : out std logic); end mux16to1; 24 architecture structural of mux16tol is 26 begin 27 0 <= (IO and not S(3) and not S(2) and not S(1) and not S(0)) or 28 (I1 and not S(3) and not S(2) and not S(1) and S(0)) or 29 (I2 and not S(3) and not S(2) and S(1) and not S(0)) or (I3 and not S(3) and not S(2) and S(1) and S(0)) or 31 (I4 and not S(3) and S(2) and not S(1) and not S(0)) or (I5 and not S(3) and S(2) and not S(1) and S(0)) or (I6 and not S(3) and S(2) and S(1) and not S(0)) or (I7 and not S(3) and S(2) and S(1) and S(0)) or 35 S(3) and not S(2) and not S(1) and not S(0)) or (I8 and 36 (I9 and S(3) and not S(2) and not S(1) and S(0)) or 37 (I10 and S(3) and not S(2) and S(1) and not S(0)) or (I11 and S(3) and not S(2) and S(1) and S(0)) or 39 S(3) and (I12 and S(2) and not S(1) and not S(0)) or 40 (I13 and S(3) and S(2) and not S(1) and S(0)) or 41 (I14 and S(3) and S(2) and S(1) and not S(0)) or 42 S(2) and (I15 and S(3) and S(1) and S(0)); 43 Aend structural;

## **VHDL**

FunctionalUnit.vhd

DATAPATH FUNCTION

```
C:/Users/IT-ICGLX-ADMIN/Desktop/DP/project_2014.2.srcs/sources_1/imports/sources_1/new/FunctionalUnit.vhd
       library IEEE;
        use IEEE.STD LOGIC 1164.ALL;
        entity FunctionalUnit is
    5
             Port ( A : in std logic vector (15 downto 0);
6
                    B: in std logic vector (15 downto 0);
                                                                                                                                S=3'b101:3'b110:3'b111 II
                    FS: in std logic vector (3 downto 0);
                                                                                                                                         S[2:0] RTL_MUX
×
                    D : out std logic vector (15 downto 0);
                                                                                 B[15:0]
                     FL : out std logic vector (3 downto 0));
                                                                                                                                          0 i
                                                                                   ArithmeticUnit
        end FunctionalUnit;
                                                                                                        S=3'5000;3'5001 I0[15:0]
                                                                                                                                S=3'b101;3'b110;3'b111 I1
                                                                                                      S=3'b010;3b011;3'b100 I1[15:0]
   12
        architecture structural of FunctionalUnit is
                                                                                 B[15:0]
                                                                                                                 SIZ:01 RTL_MUX
                                                                                                                                           Buf1
        component ArithmeticUnit is
                                                                                2:0 FS[2:0]
                                                                                     LogicUnit
             Port ( A : in std logic vector (15 downto 0);
                                                                                                                                        xil_defaultlib_ Buf
   15
                    B : in std logic vector (15 downto 0);
                                                                                                                                           Zero1
   16
                    FS: in std logic vector (1 downto 0);
                     D : out std logic vector (15 downto 0);
                    CO : out std logic;
   19
                    OV : out std logic);
                                                                   51
       end component;
                                                                   52
                                                                       begin
                                                                   53
                                                                           AU1 : ArithmeticUnit port map (A => A, B=>B, FS=> FS(1 downto 0), D=>DA, CO=>CO
       component LogicUnit is
                                                                           LU1 : LogicUnit port map (A => A, B=>B, FS=> FS(2 downto 0), D=>DL);
   23
             Port ( A : in std logic vector (15 downto 0);
                                                                            SH1: Shifter port map (B=>B, FS=>FS(2 downto 0), D=>DS, CO=>COS, OV=>OVS);
                    B : in std logic vector (15 downto 0);
   25
                    FS: in std logic vector (2 downto 0);
                                                                           with FS(3 downto 1) select
   26
                    D : out std logic vector (15 downto 0)
                                                                           DI <= DA when "000" | "001",
                                                                                   DL when "010" | "011" | "100",
       end component;
                                                                                   DS when "101" | "110" | "111",
   28
                                                                                    (others => 'X') when others;
       component Shifter is
                                                                   62
             Port ( B : in std logic vector (15 downto 0);
                                                                            -- zero
   31
                     FS: in std logic vector (2 downto 0);
                                                                            Zero1: Zero port map (Data=>DI, D=>Z);
   32
                    D : out std logic vector (15 downto 0)
                    CO : out std logic;
                                                                   66
                                                                            -- negative
                    OV : out std logic);
                                                                           Buf1: Buf port map (I=> DI(15), D=> N);
   35 ⊕end component;
   36
                                                                   69
                                                                            -- carv
                                                                   70
                                                                           with FS(3 downto 1) select
       component Zero is
                                                                                   COA when "000" | "001",
                     Data : in std logic vector (15 downto
                                                                                       '-' when "010" | "011" | "100",
        end component;
                                                                   73
                                                                                       COS when "101" | "110" | "111",
   40
                                                                                       'X' when others:
   41 □ component Buf is
                                                                   75
             port( I: in std logic; D: out std logic)
                                                                            -- overflow
   43
       end component;
                                                                   77
                                                                           with FS(3 downto 1) select
                                                                   78
                                                                                   OVA when "000" | "001",
                                                                   79
                                                                                        '-' when "010" | "011" | "100",
   45
        signal DI : std logic vector (15 downto 0);
                                                                                       OVS when "101" | "110" | "111",
                                                                   80
        signal DA: std logic vector (15 downto 0);
                                                                   81
                                                                                       'X' when others;
        signal DL : std_logic_vector (15 downto 0);
                                                                   82
        signal DS: std logic vector (15 downto 0);
                                                                            D <= DI:
        signal COA, OVA, COS, OVS : std logic;
                                                                             FL <= Z & N & C & O;
        signal Z, N, C, O: std logic;
                                                                      end structural;
```

\_ 🗆 🗗




DATAPATH
FUNCTIONALUNIT
ARITMETICUNIT

```
ArithmeticUnit.vhd
                                                                                          _ _ _ 2
   C:/Users/IT-ICGLX-ADMIN/Desktop/DP/project_2014.2.srcs/sources_1/imports/sources_1/new/ArithmeticUnit.vhd
        library IEEE;
       use IEEE.STD LOGIC 1164.ALL;
    4 entity ArithmeticUnit is
    5
            Port ( A : in std logic vector (15 downto 0);
                   B: in std logic vector (15 downto 0);
                   FS : in std logic vector (1 downto 0);
×
                    D : out std logic vector (15 downto 0);
                    CO : out std logic;
                    OV : out std logic);
   11 Aend ArithmeticUnit;
   12
   13 Parchitecture structural of ArithmeticUnit is
      🖯 component ArithmeticUnitI is
   15
            Port ( Ai : in std logic;
   16
               Bi : in std logic;
               FS : in std logic vector(1 downto 0);
               CI : in std logic;
   19
               Di : out std logic;
   20
               CO : out std logic);
   21 end component;
       signal Yn : std logic;
       signal Z : std logic vector (15 downto 0);
       signal C : std logic vector (16 downto 0);
   25
   26
       begin
            C(0) \le FS(0);
   28
            aritGen: for I in 15 downto 0 generate
   29
                AUi: ArithmeticUnitI port map (Ai=>A(I), Bi=>B(I), FS=>FS, CI=>C(I), Di=>Z(
   30
            end generate aritGen;
   31
            D <= Z;
   32
   33
            -- cary
   34
            CO \leftarrow C(16);
   35
            -- overflow
   36
            Yn \leftarrow (B(15) \text{ and not } FS(1)) \text{ or (not } B(15) \text{ and } FS(1));
   37
            OV <= (A(15) and Yn and not Z(15)) or (not A(15) and not Yn and Z(15));</p>
   38
   39 Aend structural;
```



#### VHDL – Lab1


DATAPATH
FUNCTIONALUNIT
ARITMETICUNIT
ARUInt





MEEC - Arquitectura de 2016-201

FS[1:0]



DATAPATH

FUNCTIONALUNIT

ARITMETICUNIT

ARUINT

FULLADDER

```
FullAdder.vhd
                                                  _ 🗆 🗗
   pp/DP/project_2014.2.srcs/sources_1/imports/sources_1/imports/nibbles/Full
       library ieee;
       use ieee.std logic 1164.all;
UI
   3
    4 entity FullAdder is
           port( X: in std logic;
              Y: in std logic;
            CI: in std logic;
              0: out std logic;
             CO: out std_logic);
   10 Aend FullAdder;
   11
       architecture structural of FullAdder is
   13
           signal NOO: std logic;
  14 begin
   15
           N00 <= X xor Y;
           0 <= N00 xor CI;</pre>
           CO <= (X and Y) or (NOO and CI);
   18 Aend structural;
```

### VHDL – Lab1

LogicUnit.vhd

DATAPATH **FUNCTIONALUNIT LOGICUNIT LUint** 

FS[2:0]

IO\_DiO\_i

RTL\_AND

I0\_Di0\_i\_\_1

RTL OR

FU1

LU1

Di0\_i\_\_0

RTL INV

Di0\_i\_\_2

RTL INV

10,Di0\_i\_3

10 Di0\_i\_4

RTL XOR

RTL XNOR

LogicUnitI

LogicUnit


FunctionalUnit


logicGen[0].LUi

```
_ 🗆 🗗
   C:/Users/IT-ICGLX-ADMIN/Desktop/DP/project 2014.2.srcs/sources 1/imports/sources 1/new/LogicUnit.vhd
        library IEEE;
        use IEEE.STD LOGIC 1164.ALL;
        entity LogicUnit is
            Port ( A : in std logic vector (15 downto 0);
                    B : in std logic vector (15 downto 0);
                    FS : in std logic vector (2 downto 0);
                    D : out std logic vector (15 downto 0));
      end LogicUnit;
        architecture structural of LogicUnit is
   12
        component LogicUnitI is
   13
            Port ( Ai : in std logic;
               Bi : in std logic;
   15
               FS : in std logic vector (2 downto 0);
               Di : out std logic);
   17 Aend component;
   18
       begin
   19
            logicGen: for I in 15 downto 0 generate
   20
                 LUi : LogicUnitI port map (Ai=>A(I), Bi=>B(I), FS=>FS, Di=>D(I));
            end generate logicGen;
   22 Aend structural:
                                                                                                         _ 🗆 🗗
                          LogicUnitI.vhd
                              C:/Users/IT-ICGLX-ADMIN/Desktop/DP/project_2014.2.srcs/sources_1/imports/sources_1/new/LogicUnitI.vhd
                               1 library IEEE;
                                  use IEEE.STD LOGIC 1164.ALL;
                                 entity LogicUnitI is
                                      Port ( Ai : in std logic;
                                        Bi : in std logic;
       Di i
                                         FS : in std logic vector (2 downto 0);
S=3'b100 IO
                                         Di : out std logic);
S=3'b101 I1
                                end LogicUnitI;
S=3'b110 I2
S=3'b111 I3
                                earchitecture structural of LogicUnitI is
S=3'b000 I4
                                 begin
S=3'b001 I5
                              13
                                      with FS select
    S[2:0] RTL_MUX
                                      Di <= Ai and Bi
                                                        when "100",
                                          Ai nand Bi
                                                       when "101",
                              16
                                          Ai or Bi
                                                        when "110",
                                          Ai nor Bi
                              17
                                                        when "111",
                              18
                                          Ai xor Bi
                                                           when "000",
                                          Ai xnor Bi
                                                           when "001",
                              20
                                                           when "010" | "011",
                                           'X'
                                                           when others:
```


22 Aend structural;

# DATAPATH FUNCTIONALUNIT SHIFTER





# DATAPATH FUNCTIONALUNIT Zero1 Buf1



```
Zero.vhd
                                                                                 _ 🗆 🗗
   C:/Users/IT-ICGLX-ADMIN/Desktop/DP/project_2014.2.srcs/sources_1/mports/sources_1/new/Zero.vhd
       library IEEE;
       use IEEE.STD LOGIC 1164.ALL;
    3
       entity Zero is
                    Data : in std logic vector (15 downto 0);
                    D : out std logic);
    7 Aend Zero;
      Parchitecture Behavioral of Zero is
       begin
            D <= ((not Data(0) and not Data(1) and not Data(2) and not Data(3)) and
                ((not Data(8) and not Data(9) and not Data(10) and not Data(11)) and
      Aend Behavioral;
Buf.vhd
   C:/Users/IT-ICGLX-ADMIN/Desktop/DP/project_2014.2.srcs/sources_1/im
       library IEEE;
       use IEEE.STD LOGIC 1164.ALL;
    3
    4 entity Buf is
    5
            port(
                    I : in std logic;
                     D : out std logic);
    7 Aend Buf;
       architecture Behavioral of Buf is
   10
       begin
            D <= I;
   12 Aend Behavioral;
```




MEEC - Arquitectura de Computadores 2016-2017

#### VHDL – Lab1

Aend structural:

#### DATAPATH DATAMEM



```
DataMemory.vhd
                                                                                                                                         _ 🗆 i
   C:/Users/IT-ICGLX-ADMIN/Desktop/DP/project_2014.2.srcs/sources_1/imports/sources_1/new/DataMemory.vhd
       library IEEE;
    2 use IEEE.STD LOGIC 1164.ALL;
    3 use ieee.numeric std.all;
    5 entity DataMemory is
          Port ( Address : in std_logic_vector (15 downto 0);
                   Data : in std logic vector (15 downto 0);
                   WR : in std logic;
                   CLK : in std logic;
                   DataOut : out std logic vector (15 downto 0));
   11 \(\hata\) end DataMemory;
   13 parchitecture structural of DataMemory is
       type storage_type is array (0 to 255) of std logic vector(15 downto 0);
   15
        signal storage: storage type :=
   16
             0 \Rightarrow x"1000",
   17
             1 \Rightarrow x"0001",
   18
             2 \Rightarrow x"0111",
             3 => x"1010"
4 = Conte udo da
   19
   20
   23
             7 \Rightarrow x"0000"
   24
             8 => x"1000",
   25
             others \Rightarrow x"0000");
   26
       begin
            DataOut <= storage(to integer(unsigned(Address(7 downto 0)))) when not Is X(Address) else (others=>'X');
   27
            storage(to_integer(unsigned(Address(7 downto 0)))) <= Data when CLK'event and CLK='1' and WR='1' and not Is X(Address);
```

DATAPATH

project\_2014.2 - [C:/Users/IT-ICGLX-ADMIN/Desktop/DP/project\_2014.2.xpr] - Vivado 2016.4 Edit Flow Tools Window Layout View Run Help Default Layout Behavioral Simulation - Functional - sim\_1 - SimulDataPath Flow Navigator ? « ? 🗕 🗖 🖰 Sources 🔍 🔀 🖨 | 📑 🔂 | Project Manager — □ · □ Design Sources (2) Project Settings Add Sources Language Templates IP Catalog ■ IP Integrator Create Block Design Open Block Design Generate Block Design ■ Simulation Simulation Settings Run Simulation

#### DATAPATH

DEEC


**TÉCNICO** LISBOA

```
SimulDataPath.vhd
                                                                                                                                               _ 🗆 🗗
                         C:/Users/IT-ICGLX-ADMIN/Desktop/DP/project_2014.2.srcs/sim_1/imports/new/SimulDataPath.vhd
                                    library IEEE:
                                    use IEEE.STD LOGIC 1164.ALL;
                         (JI
                                    use ieee.numeric std.all;
                            4
                                    entity SimulDataPath is
                                    end SimulDataPath:
                         X 8
                                    architecture Behavioral of SimulDataPath is
                            9
                                    function to_LVU(arg, size : natural) return std logic vector is
                         11
                                                                                                                           R3 < -2
                        12
                                        return std logic vector(to unsigned(arg, size));
                            13
                                    end:
                         V 14
                                                                                                                          R2 <- M[R3]
                         15
                                    component DataPath is
                            16
                                       Port (
                           17
                                           AA : in std logic vector (3 downto 0);
                                                                                                                           R1 <- R2+R3
                                           BA : in std logic vector (3 downto 0);
                           18
                           19
                                           DA : in std logic vector (3 downto 0);
                                                                                                                           R4 <- R2-R3
                            20
                                           WR : in std logic;
                            21
                                           MA, MB : in std logic;
                            22
                                           KNS : in std logic vector (15 downto 0)
                            23
                                           CLK : in std logic;
                                           MW : in std logic;
                            24
                            25
                                           FS : in std logic vector (3 downto 0);
                            26
                                           MD : in std logic;
                            27
                                           D : out std logic vector (15 downto 0);
                            28
                                           FL : out std logic vector (3 downto 0))
                            29
                                    end component;
                            30
                                                                                   44
                            31
                                    signal AA : std logic vector (3 downto 0);
                                                                                   45
                                                                                               process
                           32
                                    signal BA : std logic vector (3 downto 0);
                                                                                   46
                                                                                              begin
                            33
                                    signal DA : std logic vector (3 downto 0);
                                                                                   47 O
                                                                                                  wait for 50 ns;
                            34
                                    signal WR : std logic;
                                                                                   48 O
                                                                                                   clock <= not clock;
                            35
                                    signal MA, MB : std logic;
                                                                                              end process;
                                    signal KNS : std logic vector (15 downto 0);
                            37
                                    signal clock : std logic := '0';
                                                                                   51
                                                                                              process
                            38
                                    signal MW : std logic;
                                                                                              begin
                            39
                                    signal FS : std logic vector (3 downto 0);
                                                                                   53
                                                                                                   wait until clock'event and clock='0';
                            40
                                                                                   54
                                    signal MD : std logic;
                                                                                   55
                                                                                       0
                                                                                                   AA<=x"1"; BA<=x"1"; DA<=x"3"; WR<='1'; MA<='1'; MB<='0'; KNS<=x"0002"; MW<='0'; FS<=x"0"; MD<='0';
                            41
                                    signal D : std logic vector (15 downto 0);
                                                                                                   wait until clock'event and clock='0';
                            42
                                    signal FL : std logic vector (3 downto 0);
                                                                                   57
                            43
                                                                                       0
                                                                                                   AA<=x"1"; BA<=x"3"; DA<=x"2"; WR<='1'; MA<='1'; MB<='0'; KNS<=x"0000"; MW<='0'; FS<=x"0"; MD<='1';
                                                                                   59
                                                                                                   wait until clock'event and clock='0';
                                                                                   60
                                                                                   61
                                                                                                   AA<=x"2"; BA<=x"3"; DA<=x"1"; WR<='1'; MA<='0'; MB<='0'; KNS<=x"0000"; MW<='0'; FS<=x"0"; MD<='0';
                                                                                   62
                                                                                                   wait until clock'event and clock='0';
                                                                                   63
                                                                                   64
                                                                                                   AA<=x"2"; BA<=x"3"; DA<=x"4"; WR<='1'; MA<='0'; MB<='0'; KNS<=x"0000"; MW<='0'; FS<=x"3"; MD<='0';
                                                                                   65
                                                                                               end process;
                                                                                   66
                                                                                   67
                                                                                               DPO: DataPath port map (
                                                                                   68
                                                                                                   AA=>AA, BA=>BA, DA=>DA, WR=>WR, MA=>MA, MB=>MB, KNS=>KNS, MW=>MW, FS=>FS, MD=>MD, D=>D, FL=>FL, CLK=>c
DEPARTAMENTO DE ENO
                                                                                   69
ELETROTÉCNICA E DE COMPI
```

70


end Behavioral;

#### DATAPATH



#### DATAPATH

#### Adicionar variável à simulação



#### DATAPATH

