


WHAT IS AN FPGA SPMV


- Multiplication kernel between a sparse matrix and a vector.
- Only store and move the non-zero elements of the matrix in memory (CRS).
- Faster than traditional matrix-vector multiplication.



HOW DOES IT WORK

- Target: y = Ax where A is $n \times m$ stored in CRS:
 - *a*: the vector of non-zero values in the matrix;
 - *c*: the vector of the column indexes;
 - r: the vector of the first column index of each row.

a)		Matrix M			b)	value	es							
	3	4	0	0		3	4	5	9	2	3	1	4	6
	0	5	9	0	columnIndex									
	2	0	3	1		0	1	1	2	0	2	3	1	3
	0	4	0	6		rowP	rtr							
						0	2	4	7	9				





THE ALGORITHM

PSEUDOCODE

```
for i = 0 to n - 1 do
    y[i] = 0;
    for k = r[i] to r[i+1] do
        y[i] += a[k] * x[c[i]]
    end for
end for
```


IMPLEMENTATION

```
spmv loop external:for(VectorSize i = 0; i < MAX MATRIX SIDE SIZE; i++) {</pre>
 #pragma HLS UNROLL
 int sum = 0;
 if(i < numOfRows) {</pre>
    spmv_loop_internal:for(ValuesSize j = rowPointers[i]; j < rowPointers[i + 1]; j++) {</pre>
      #pragma HLS PIPELINE II=1
      int matrix value = values[j];
      ColumnIndex column index = columnIndexes[j];
      int vector value = vector[column index];
      int temp = matrix_value * vector_value;
      sum += temp;
 output[i] = sum;
```


TESTBENCH


- Testbench on text file.
- Python testcase generator.

```
5
Square_4x4_matrix
4 4
9
3 4 5 9 2 3 1 4 6
0 1 1 2 0 2 3 1 3
0 2 4 7 9
2 3 4 5
18 51 21 42
```




IT'S BITSTREAM TIME





BLOCK DESIGN



USING THE KERNEL

Load overlay

Allocate buffers

Fill buffers

Write parameters

Start kernel


Wait for termination

Read result









THANKS

Code, slides and report on **GitHub**