

Release Notes for ADuCM4x50 Device Family Pack 4.0.0

Contents

1	Intro	oduction		4	
2	Rel	Release Notes for ADuCM4x50 Device Family Pack 4.0.0			
	2.1	Differe	nces between version 4.0.0 and prior versions.	5	
		2.1.1	ADC	5	
		2.1.2	Crypto	5	
		2.1.3	I2C	5	
		2.1.4	RTC	5	
		2.1.5	UART	5	
3	Rel	ease Not	tes for ADuCM4x50 Device Family Pack 3.4.0	6	
	3.1	Differe	6		
		3.1.1	DMA	6	
		3.1.2	GCC - ARM CMSIS Pack 5.6.0	6	
		3.1.3	I2C	6	
		3.1.4	PWR	6	
		3.1.5	SPI	6	
		3.1.6	RTC	6	
		3.1.7	UART	6	
4	Rel	ease Not	tes for ADuCM4x50 Device Family Pack 3.3.0	7	
	4.1	Differe	7		
		4.1.1	Processor Files	7	
		4.1.2	System Files	7	
		4.1.3	FreeRTOS	7	
		4.1.4	uC/OS-III	7	
		4.1.5	ADC	7	
		4.1.6	Flash Controller	7	
		4.1.7	I2C	7	
		4.1.8	PWR	8	
		4.1.9	SPI	8	
		4.1.10	UART	8	
5	Rel	ease Not	tes for ADuCM4x50 Device Family Pack 3.2.0	9	
	5.1	Differe	nces between version 3.2.0 and prior versions.	9	
		5.1.1	ADC	9	
		5.1.2	Crypto	9	
		5.1.3	RTC	9	
		5.1.4	SPI	10	
		5.1.5	TMR	10	
		5.1.6	UART	10	
		5.1.7	Vector Table	10	
6	Rel	ease Not	tes for ADuCM4x50 Device Family Pack 3.1.2	11	
	6.1 Differences between version 3.1.2 and prior versions			11	

		6.1.1	Silicon Revision	11
		6.1.2	GPIO	11
		6.1.3	PWR Driver	11
		6.1.4	RTC Driver	11
		6.1.5	RTOS	12
		6.1.6	UART Driver	12
7	Rele	ease Not	tes for ADuCM4x50 Device Family Pack 3.1.0	13
	7.1	Differe	ences between version 3.1.0 and prior versions	13
8	Required Software		14	
	8.1	Keil Vi	ision	14
	8.2	Cross	Core Embedded Studio	14
	8.3	IAR Er	mbedded Workbench	14
	8.4	Releas	se Testing	14
		8.4.1	Keil Vision	14
		8.4.2	CrossCore Embedded Studio	14
		8.4.3	IAR Embedded Workbench	15
		8.4.4	License Checking	15
	8.5	Release Content		15
		8.5.1	Source files for device family drivers	16
		8.5.2	Location	16
		8.5.3	Device Driver Thread Safety	17
		8.5.4	Contacting Technical Support	17
		8.5.5	Examples	17
	8.6	Known	n Issues	17

1 Introduction

Thank you for installing the ADuCM4x50 Device Family Pack (DFP). This document describes the changes for the ADuCM4x50 Device Family Pack 4.0.0. ADuCM4x50 Device Family Pack 4.0.0 is supported in Keil Vision, CrossCore Embedded Studio® (CCES) and IAR Embedded Workbench.

This product is subject to control under the US Export Regulation. The Export Control Classification Number (ECCN) is 5D002 (unrestricted).

2 Release Notes for ADuCM4x50 Device Family Pack 4.0.0

2.1 Differences between version 4.0.0 and prior versions.

2.1.1 ADC

Code clearing bits in STATUS register in functions DmaFIFOManage and InterruptFIFOManage improved.

2.1.2 Crypto

STAT register self-assignment instructions eliminated.

2.1.3 I2C

Rx Overflow and Tx Underflow detection fixed.

Functions adi_i2c_GetHWMaskedErrors and adi_i2c_SetHWMaskedErrors added to ignore HW errors, e.g. Rx Underflow, when desired.

Function adi_i2c_GetNumberOfDataProcessed added to get the number of bytes sent/received when a transaction is being serviced or an error occurred.

2.1.4 RTC

64-bit data handling improved in adi_rtc_GetCoherentCounterValues. (Support for anomaly 21000023 in silicon revision 0.0)

Function adi_rtc_GetISOENB added to check the ISENB bit value.

2.1.5 **UART**

ACR register bits ABE, DNIEN and TOIEN are now cleared properly when calling adi_uart_EnableAutobaud to disable autobaud.

The UART DMA driven model has been extended with Ping-Pong and Scatter-Gather. This extension is disabled by default. Macro ADI_UART_DMA_EXTENSION_ENABLE must be set to 1 in the UART driver configuration file for this feature to be enabled.

Functions adi_uart_SetTxDmaMode and adi_uart_SetRxDmaMode to select PingPong or Scatter-Gather when ADI_UART_DMA_EXTENSION_ENABLE is enabled in UART configuration file.

3 Release Notes for ADuCM4x50 Device Family Pack 3.4.0

3.1 Differences between version 3.4.0 and prior versions.

3.1.1 DMA

API extended with two functions:

- adi_dma_Enable: enable/disable the DMA
- adi_dma_ReInit: force adi_dma_init to fully re-execute

3.1.2 GCC - ARM CMSIS Pack 5.6.0

GCC startup files updated to make them compatible with the introduction of struct __copy_table_t in ARM CMSIS Pack 5.6.0.

3.1.3 I2C

Fix the number of writable bytes in FIFO in functions commenceTransmit and commenceReceive. Eliminate the risk of error caused by a semaphore posting in I2C interrupt handler.

3.1.4 PWR

Fix for DMA not being re-enabled when waking up from hibernation.

3.1.5 SPI

SPI driver improved to eliminate the risk of Tx Underflow for DMA driven transactions

3.1.6 RTC

Fix for RTC interrupts cleared without being serviced.

Make sure all the pending interrupts are cleared when executing afi_rtc_Open.

3.1.7 **UART**

Protect concurrent access to IEN register: IEN is updated in UART interrupt handlers, which can cause issues when the register is being modified by UART functions called by users' applications.

API extended with function adi_uart_GetRX.

4 Release Notes for ADuCM4x50 Device Family Pack 3.3.0

4.1 Differences between version 3.3.0 and prior versions.

4.1.1 Processor Files

Protect against risks of macro redefinitions in processor files.

4.1.2 System Files

File system_ADuCM4050.c updated to enable/disable bus error on CRC error by default and to enable SRAM parity by default. (Both disable by default.)

4.1.3 FreeRTOS

RTOS macros for critical section redefined to properly disable interrupts.

4.1.4 uC/OS-III

Support to disable SEM_DELETE using macro OS_CFG_SEM_DEL_EN added

4.1.5 ADC

ADC API extended with function adi_adc_EnableIRQ to enable/disable interrupts.

4.1.6 Flash Controller

Different flash controller macros, e.g. ADI_FEE_NUM_INSTANCES, FEE_FLASH_SIZE, FEE_BLOCK_SHIFT, FEE_MAX_NUM_PAGES, etc. now located in adi_flash.h

4.1.7 I2C

Support for bus clear operation added:

- Configuration parameters extended with ADI_I2C_CFG_MCTL_BUSCLR and ADI_I2C_CFG_MCTL_STOPBUSCLR to configure the I2C with a default behavior.
- Function adi_i2c_SetBusClear added to dynamically set/clear the BUSCLR and STOPBUSCLR bits.

Incomplete Rx Transmission detection added.

4.1.8 PWR

Function adi_pwr_EnableClockSource returns an error if a call to adi_gpio_InputEnable fails.

Function adi_pwr_ExitLowPowerMode clears the PWRMOD register along with bits SLEEPONEXIT and SLEEPDEEP in SCR register when exiting low power modes.

4.1.9 SPI

SPI DMA interrupt handling simplified and improved to handle Tx bytes number > Rx bytes number.

SPI configuration macros ADI_SPI_TRAP_RXOVR and ADI_SPI_TRAP_TXUNDR introduced to enable/disable RXOVR and TXUNDR error detection in SPI interrupt handlers. (Enable by default.)

4.1.10 UART

Macro guarded Rx Buffer extension to help users' callback functions to pad the Rx buffer when the number of bytes received is not a multiple of the number of bytes that triggers an interrupt.

Macro guarded Rx Buffer fast draining extension added.

Data transfer mode set to none when flushing Tx buffers.

5 Release Notes for ADuCM4x50 Device Family Pack 3.2.0

5.1 Differences between version 3.2.0 and prior versions.

5.1.1 ADC

Documentation for SetAcquisitionTime function improved.

5.1.2 Crypto

The crypto driver has been made common to ADuCM302x and ADuCM4x50 families.

Allow 0-length input data for CCM mode.

5.1.3 RTC

Adding pend before write and sync after write for RTC registers that require it in rtc_init, and remove obsolete comments.

Proper support for function adi rtc SetAutoReloadValue on ADuCM4x50 implemented.

Support to dynamically configure the input capture overwrite enable feature.

Function adi_rtc_SetAlarmRegs added.

Function adi_rtc_SetSensorStrobeChannelMask now preserves previous settings.

Proper RTC interrupts support for both ADuCM302x and ADuCM4x50.

Missing RTC static configuration added: RTC1_CFG_CR5SSS_OC1SMPEN, RTC1_CFG_CR5SSS_OC1SMPMTCHIRQEN, RTC1_CFG_CR5SSS_OC2SMPEN, RTC1_CFG_CR5SSS_OC2SMPMTCHIRQEN, RTC1_CFG_CR5SSS_OC3SMPEN, RTC1_CFG_CR5SSS_OC3SMPMTCHIRQEN, RTC1_CFG_CR6SSS_OC1SMPONFE, RTC1_CFG_CR6SSS_OC1SMPONRE, RTC1_CFG_CR6SSS_OC1SMPONFE, RTC1_CFG_CR6SSS_OC2SMPONRE, RTC1_CFG_CR6SSS_OC2SMPONFE, RTC1_CFG_CR6SSS_OC3SMPONRE, RTC1_CFG_CR6SSS_OC3SMPONFE, RTC1_CFG_CR6SSS_OC3SMPONRE, RTC1_CFG_CR7SSS_OC1SMPEXP, RTC1_CFG_CR7SSS_OC1SMPPTRN, RTC1_CFG_CR7SSS_OC2SMPEXP, RTC1_CFG_CR7SSS_OC2SMPPTRN, RTC1_CFG_CR7SSS_OC3SMPEXP, RTC1_CFG_CR7SSS_OC3SMPPTRN, RTC1_CFG_GPMUX0_OC1GPIN0SEL, RTC1_CFG_GPMUX0_OC1GPIN1SEL, RTC1_CFG_GPMUX0_OC2GPIN1SEL, RTC1_CFG_GPMUX1_OC3GPIN0SEL, RTC1_CFG_GPMUX1_OC3GPIN0SEL, RTC1_CFG_GPMUX1_OC3GPIN0SEL, RTC1_CFG_GPMUX1_OC3GPIN0SEL, RTC1_CFG_GPMUX1_OC3GPIN1SEL, RTC1_CFG_GPMUX1_OC3GPIN2SEL, RTC1_CFG_GPMUX1_OC3GPIN2SEL, RTC1_CFG_GPMUX1_OC3GPIN2SEL, RTC1_CFG_GPMUX1_OC3GPIN2SEL, RTC1_CFG_GPMUX1_OC3GPIN2SEL, RTC1_CFG_GPMUX1_OC3GPIN2SEL, RTC1_CFG_GPMUX1_OC3DIFFOUT.

Function adi_rtc_GetInputCaptureValueEx added to read RTC1 snapshots value triggered by Input Channel 0.

New functions have been added to help decoupling (1) setting the alarm registers from (2) synchronizing after writing the alarm registers. The added functions, adi_rtc_SetAlarmAsync, adi_rtc_SetAlarmRegsAsync and adi_rtc_SyncAlarm, bring the same functionality as adi_rtc_SetAlarm and adi_rtc_SetAlarmRegs, with the benefit of executing more code before waiting for synchronization.

Eliminate compilation failures for processors sharing the source with ADuCM4x50.

Mask for RTC 'wait before write'/'pend after write' bits corrected.

RTC SYNC_AFTER_WRITE macro now waits for all the monitored bits to be set, not just one. ALARM2 should also be monitored when it's written.

In addition, adi_rtc_Open cannot use disabled macros WAIT_BEFORE_WRITE and SYNC_AFTER_WRITE; the sequence of write accesses to RTC registers require the use of ALWAYS_WAIT_BEFORE_WRITE and ALWAYS_SYNC_AFTER_WRITE.

5.1.4 SPI

The SPI driver can now set the TIM bit for DMA transactions if TxBytes != 0.

5.1.5 TMR

Obsolete comments have been removed from configuration file adi_tmr_config.

5.1.6 **UART**

Function adi_uart_FlushRxChannel, transfer mode field is reset for the next reception buffer submission to be performed.

Function adi_uart_GetTxBuffer could block code execution because of a missing post semaphore request.

Make sure UART non-blocking transmission works fine when no callback function is registered.

Improve the way the UART driver handles FIFO timeouts.

Add support to fully drain the Rx FIFO when the Rx interrupt is being serviced.

5.1.7 Vector Table

Added support for vector table relocation in SRAM.

6 Release Notes for ADuCM4x50 Device Family Pack 3.1.2

6.1 Differences between version 3.1.2 and prior versions

6.1.1 Silicon Revision

Project CMSIS Pack Component Manager has been extended with a *Silicon Revision* component which allows to select the targeted ADuCM4x50 silicon revision: 0.0. or 0.1. This helps automatically enabling silicon revision specific software parts, such as a software work around for an anomaly, e.g. software modification identified as MSKUV-290.

Defined as a variant, the *Silicon Revision* component declares a macro in the RTE_Components.h file: ADUCM4050_SI_REV, with a value reflecting the ADuCM4x50 silicon revision selected.

6.1.2 GPIO

GPIO driver API extended with adi_gpio_GroupInterruptPolarityEnable to determine if the interrupts are generated on the rising or falling edge of the corresponding GPIO pin.

6.1.3 PWR Driver

The following functions have been removed from the power driver

```
ADI_PWR_RESULT adi_pwr_EnableLFXTALRobustMode(const bool bEnable);
ADI_PWR_RESULT adi_pwr_SetLFXTALRobustModeLoad(const ADI_PWR_LFXTAL_LOAD eLoad);
```

6.1.4 RTC Driver

RTC driver modified to eliminate the risk of counter overflows.

Snapshots and coherent counter read accesses

Coherent counter read access is implemented using software snapshots. This means using SNAP0, SNAP1 and SNAP2 registers. As a result, there's a risk of interference between Input Capture Channel 0 and adi_rtc_GetCount because they both store time information in SNAP0, SNAP1 and SNAP2. This is RTC1 only.

Software work around for anomaly 2100023, an anomaly that can impact RTC registers read accesses on ADuCM4050 si. rev. 0.0 only.

This software work around

- Automatically enable when silicon revision is set to 0.0. It can be disable though by defining a macro in a project, WA_21000023, with value 0.
- Automatically disable when silicon revision is set to 0.1 since the anomaly doesn't exist in this revision.

⑤ Snapshots through RTC1 Input Capture Channel 0

The work around for anomaly 21000023 - Silicon Revision 0.0 - uses SNAP0, SNAP1 and SNAP2 registers. This means using SNAP0, SNAP1 and SNAP2 registers. As a result, there's a risk of interference between Input Capture Channel 0 and adi_rtc_GetCount because they both store time information in SNAP0, SNAP1 and SNAP2. This is RTC1 only.

6.1.5 RTOS

The RTOS mapping has been extended with Micrium µC/OS-II.

6.1.6 UART Driver

UART driver updated for PIO Rx transfers to support all the FIFO trigger levels. (Previous versions supported 1-byte but not 4-byte/8-byte/14-byte.)

A minor change was required in adi_uart_SetRxFifoTriggerLevel for this modification: the hDevice parameter cannot be constant anymore as the Rx FIFO trigger level must be recorded.

ADuCM4x50 DFP 3.1.2

ADuCM4x50 DFP 3.1.0

7 Release Notes for ADuCM4x50 Device Family Pack 3.1.0

7.1 Differences between version 3.1.0 and prior versions

The main changes in version 3.1.0 is the extended support for IAR Embedded Workbench.

- ADuCM4x50_DFP\3.1.0\ARM\config now includes material to fully support ADuCM4x50 in CMSIS Pack, e.g. ICF files, DDF files, flash programmer. This allows a better integration of new CMSIS packs with these resources not depending on the IAR Embedded Workbench tool kit, as in previous release.
- Source for building the flash programmer used by IAR available in ADuCM4x50_DFP\3.1.0 \ARM\src\flashloader\AnalogDevices\FlashADuCM4050.
- New flash programmer.

This version now requires IAR Embedded Workbench for ARM 8.20.1 or later.

A cycle count component has been added to help evaluating the number of cycles executed by portions of code.

8 Required Software

8.1 Keil Vision

To use this ADuCM4x50 Device Family Pack with Keil Vision, you must first obtain and install:

- Keil Vision MDK v5.25 or later with ARM Compiler version 1.1.0 or later;
- Segger J-Link LITE v5.10p or later.

Install the Keil software first, then install the Segger J-Link LITE software.

8.2 CrossCore Embedded Studio

To use this ADuCM4x50 Device Family Pack with CrossCore Embedded Studio, you must first obtain and install:

• CrossCore Embedded Studio 2.9.4 or later.

8.3 IAR Embedded Workbench

To use this ADuCM4x50 Device Family Pack with IAR Embedded Workbench, you must first obtain and install:

• IAR Embedded Workbench for ARM 8.50.1 or later.

8.4 Release Testing

8.4.1 Keil Vision

This ADuCM4x50 Device Family Pack has been tested with

Boards	Emulator	
EV-COG-AD4050LZ	CMSIS-DAP	

8.4.2 CrossCore Embedded Studio

This ADuCM4x50 Device Family Pack has been tested with

Boards	Emulator
EV-COG-AD4050LZ	CMSIS-DAP

8.4.3 IAR Embedded Workbench

This ADuCM4x50 Device Family Pack has been tested with

Boards	Emulator
EV-COG-AD4050LZ	CMSIS-DAP

8.4.4 License Checking

Use of ADuCM4x50 Device Family Pack software is subject to the Software License Agreement presented during installation.

The details of this Software License Agreement can be found in the CMSIS pack installation directory, in AnalogDevices\ADuCM4x50_DFP\3.4.0\License, for release 3.4.0.

8.5 Release Content

This release contains the following sets of components:

- Source files for the ADuCM4x50 device family drivers. These components are authored by Analog Devices, for use on the ADuCM4x50 processor.
- Toolchain support. These components are authored by Analog Devices, and are installed into the toolchain to configure it to recognize the ADuCM4x50 processor family.
- Templates to create ADuCM4x50 projects. When creating a new project, the release includes a no-OS and a ucos3 project template which add the appropriate macro definitions, include paths and sources to support the ADuCM4x50 processors.
- Additional utilities. These components are authored by Analog Devices, and assist in the generation of applications for the ADuCM4x50 processor family.
- Documentation.

8.5.1 Source files for device family drivers

ADuCM4x50.h	Device descriptions and macro files	
System	Source and include files	
Startup	Source and include files	

Various peripheral device driver sources and include files in "Source" and "Include" directories.

8.5.2 Location

The ADuCM4x50 Device Family Pack 4.0.0 will be installed into the CMSIS pack directory for the targeted development environment:

Keil Vision	<pre><keil_root>\ARM\PACK\AnalogDevices\ADuCM4x50_DFP\4.0.0</keil_root></pre>
CCES	<pre><cces_root>\ARM\PACK\AnalogDevices\ADuCM4x50_DFP\4.0.0</cces_root></pre>
IAR Embedded Workbench	<pre><iar_packrepo>\AnalogDevices\ADuCM4x50_DFP\4.0.0</iar_packrepo></pre>

with

- <keil root>
 - The location where Keil Vision is installed e.g. C:\Keil_v5.
- <cces_root>
 - The location where CrossCore Embedded Studio is installed,
 e.g. C:\Analog Devices\CrossCore Embedded Studio 2.9.4.
- <iar_packrepo>
 - The location where IAR Embedded Workbench installs CMSIS packs,
 e.g. C:\Users\<windows_username>\IAR-CMSIS-Packs.

8.5.3 Device Driver Thread Safety

All Device Drivers are **not** thread-safe. They are re-entrant but not thread-safe. If an RTOS is present, then drivers will use the RTOS semaphores for implementing the blocking calls.

8.5.4 Contacting Technical Support


You can reach Analog Devices software and tools technical support in the following ways:

- Post your questions in the software and development tools support community at EngineerZone[®].
- E-mail your questions about processors and processor applications to processor. support@analog.com.
- For Greater China, Processors and DSP applications and processor questions can be sent to: processor.china@analog.com.
- Submit your questions to technical support directly via http://www.analog.com/support.
- Contact your Analog Devices sales office or authorized distributor.

8.5.5 Examples

This ADuCM4x50 Device Family Pack comes with a very simple example which requires multiple drivers (DMA, UART, Power)

Examples for drivers



8.6 Known Issues

For the latest anomalies please consult our Software and Tools Anomalies Search page.