

# ZYBO Z7 & Pcam 5C HLS Video Workshop



## 1 Theoretical background

Software is everywhere. The flexibility it offers to designers allows it to be used in a multitude of applications. Many consumer, industrial or military products are either running software or began as a software model or prototype executing on a generic circuit or processor. Decades of advances in software engineering resulted in ever higher abstractions, ever smarter tools, ever increasing numbers of automatic optimizations that improve code re-use, shorten design time and increase performance. Continuous performance increase quantified by the number of instructions executed per second has been driven at first by the increase in processing frequencies, then by parallelization of algorithms and simultaneous execution of tasks by multiple processing cores.

The ubiquitous nature of software lead to most engineering problems first being approached with software solutions. Depending on the application, a software-only approach might not meet the requirements, be those latency, throughput, power or others. An expensive option would to hand the algorithm over to a hardware engineer for a custom circuit implementation. The entry cost of application-specific integrated circuit (ASIC) design is still high despite advancements in fabrication technologies. Depending on the product forecasts, an ASIC design might not be economically viable.

FPGAs bridge the gap between generic processor circuits and ASICs, allowing the use of blank reprogrammable hardware logic elements to implement custom circuits. They offer a lower barrier of entry to the power savings and performance benefits of fabrication technologies without the cost of ASIC. An algorithm optimized for FPGA implementation benefits from the inherently parallel nature of custom circuits.

## 2 Hardware

The Digilent Zybo Z7-10 development board is well-suited for first prototyping an algorithm running in software and then off-loading sub-tasks for processing to custom circuits. It is based on a Xilinx Zynq 7010 SoC, a hybrid between a dual-core ARM A9 (processing system, PS) and Artix-7 based FPGA (programmable logic, PL). Low-latency, high-throughput coupling between PS and PL allows for solutions using both software implementation, where design-time is more important than performance, and hardware, where performance is critical. The board's video input and output interfaces make prototyping easy.

The programming model for software usually makes use of programming languages that abstract from hardware particularities. While this offers increased portability and ways to apply automatic compiler optimizations, avoiding knowledge about the underlying hardware is not possible anymore, close to the performance limits.

FPGA design can make use of two different programming models. One being RTL description in VHDL/Verilog, the other being high level synthesis in C/C++. High level synthesis represents a somewhat similar programming model to software programming. However, for worthwhile improvements over software implementation of the same algorithm, one needs to have a good understanding of the underlying hardware architecture. Much more so than for software in general.

#### 2.1 FPGA Architecture

Field programmable gate arrays (FPGA) are large arrays of configurable logic blocks (CLB), interconnect wires and input/output (I/O) pads. The CLB is made up of look-up tables (LUT) and flip-



flops (FF), in varying numbers depending on the exact FPGA architecture. This structure is generic enough to implement any algorithm. During programming, the LUTs are programmed to implement a certain logic function, and the FFs are programmed to pipeline the data flow synchronous to a clock signal. Interconnect is programmed to wire LUTs, FFs, input pads and output pads together, resulting in a custom hardware circuit implementing a certain algorithm.

Current FPGA architecture also include hard primitive blocks that specialize a certain function that would otherwise be too costly in terms of logic utilization or too slow in terms of throughput to implement in generic logic. For example, digital signal processing (DSP) blocks are available to implement a multiply-accumulate circuit with no generic logic utilization. These blocks are optimized enough to offer superior performance for the specific task. Another example is dual-port static RAM (BRAM), that offers higher capacities than RAM implemented in LUTs. These primitive blocks are by default automatically inferred for certain HDL constructs like the multiply operator (\*) for DSP or array access for BlockRAM.

A LUT is a memory element that implements a truth-table. Depending on the exact architecture, each LUT has a specific number of inputs that address a location in the truth-table. The value stored at that address is the output of the function implemented. During programming, the truth-table is populated to implement the desired function. A LUT can also be thought of and used as a 2<sup>N</sup>-memory, called distributed RAM. This is a fast memory type because it can be instantiated all over the FPGA fabric, local to the circuit that needs data from it.

An FF is a storage element that latches new data on its input when clock and clock enable conditions are true and permanently provides the stored data on its output.

A BRAM is a dual-port RAM that stores a larger set of data. It holds 18Kb or 36Kb and can be addressed independently over two ports for both read and write. In essence, two memory locations can be accessed simultaneously in the same clock cycle.

## 2.2 Parallelism and program execution

A processor core executes software instructions in a sequence. Higher-level programming languages translate language statements into assembly instructions that perform the function. Under this abstraction, the addition of two variables usually involves more than one instruction. Apart from the actual arithmetic operation that accesses internal registers, memory load and store instructions will also be needed. Performance improvements result in optimizing those memory accesses using caches. Each memory level trades access latency for storage capacity, so less and less data is available at memories of lower latencies. The job of the programmer and compiler is to ensure that for critical areas of an algorithm the spatial locality of data is high, and the data can be accessed with the lowest latency possible. It requires considerable effort and performance analysis tools to optimize code for execution time.

The FPGA is massively parallel by nature. Every LUT can execute a different function at the same time, so it is possible to have multiple arithmetic logic units (ALU) executing addition operations, for example, in parallel. On a processor, the ALU is shared and these operations would have to be executed sequentially. Memories can be instantiated close to where they are needed, resulting in high instantaneous memory bandwidth.

The role of high level synthesis tools is to extract the best possible circuit implementation from C/C++ code that is still functionally correct and meets requirements. It analyzes data dependencies



determining which operations could and should execute in each clock cycle. Depending on the targeted clock frequency and FPGA, some operations might take more cycles to complete. This step is called **scheduling**. Next, the hardware resources that best implement the scheduled operation are determined. This is called **binding**. The last step in synthesis is the **control logic extraction** which creates a finite state machine that controls when the different operations are executed in the design. For multi-cycle operations **pipelining** is performed in the scheduling phase. Consider the following C statement:

If the clock period is too small for the multiplication and addition operations to complete in one clock cycle, it will be scheduled for two cycles. For every set of inputs - a, b, and c - it takes two cycles to obtain the result. It follows that in cycle 2 the multiplier does not perform any operation; it only provides the result calculated in the previous cycle.




Figure 1 Hardware scheduling

This inefficiency becomes more apparent, when this statement is executed in a loop, i.e. the circuit processes more than one set of input data. If there was a storage element between cycles, the result from cycle 1 would be saved, and the multiplier would be free to perform a calculation for the next set of inputs. This concept is called pipelining and it is a major optimization opportunity increasing throughput tremendously.




Figure 2 Hardware scheduling with pipe-lining



#### 2.3 Performance metrics

The previous example provides a great opportunity to introduce some performance metrics.

**Latency** is the time it takes for the function to calculate all output values. The **latency** of the statement above is two, as it takes two cycles to compute the result.

The **initiation interval (II)** is the number of clock cycles it takes for the function to accept a new set of input values. In the first, non-pipelined, case the **initiation interval** is two, since it takes two cycles for the circuit to accept a new set of inputs. However, in the second pipelined case the II is just one, because the circuit can accept a new set of inputs and output a result in every cycle. The latency is still two, as the result for the first set of inputs will appear after two cycles.

The metrics above apply to an N-sized set of inputs too. If the circuit processes 10 sets of input data (N=10), the non-pipelined versions will have a total latency of 20 cycles ((N-1) \* II + latency). The pipelined versions will only take 11 cycles ((N-1) \* II + latency) to provide all the 10 results.

These performance metrics are calculated by the tools for both loops and functions and are considered the most important feedback mechanism for the designer to evaluate the synthesized hardware circuit.





Figure 3 Loop pipelining (From Xilinx documentation)




## 3 Vivado HLS

Xilinx's offering in high-level synthesis is part of the Vivado suite and is called Vivado HLS. The workflow is an iterative approach with simulations as verification steps inserted along the way to make sure the design meets the requirements and is functionally correct right from the initial stages. Vivado HLS can:

- Compile, execute and debug the C/C++ algorithm,
- Synthesize into RTL implementation,
- Provide analysis features,
- Generate and execute RTL simulation testbenches,
- Export the RTL implementation as an IP module.








The GUI layout is quite like other software IDEs. The project explorer lists the source, include and testbench files. Simulation and synthesis outputs are also visible here grouped into solutions. The workflow action buttons are in the toolbar ordered by their sequence in the workflow. In the upper right corner three layout views are available each fitting the current workflow step.



# 4 Task One - Getting familiar with the interface

Let us open an example project to get more familiar with the interface.




Launch Vivado HLS 2018.1 from the Start Menu.

On Linux run vivado\_hls from the shell.

Click the Open Example Project button on the Welcome Page.

Choose Design Examples/fp\_mul\_pow2 from the list of projects




Browse to the location of your choice on your local storage drive

You may choose zyboz7\_workshop/hls\_project for location.

Click OK





Open fp\_mul\_pow2.h below Includes.

Open fp\_mul\_pow2.c below Source.


Open

fp\_mul\_pow2\_test.c
below Test Bench.

Notice that we are in the Synthesis view (upper right corner).

A Vivado HLS project is much like any other C/C++ software project. There is a source file defining two functions, a header file declaring the functions and some data types. There is also a test bench source file, which is a regular application with a main entry point that runs test on the functions, validating them on functional correctness. Test benches are used for C simulation, which is the first validation step in the design process. The successfulness of C simulation is determined by the return value of the test bench. It is expected to return 0 for a success, and any non-zero value for failure.

Discuss the implementation of the double\_mul\_pow2 function and the test bench.



Click the Run C Simulation button on the toolbar.

Leave simulation options at their default values and click OK

Discuss the results of the C simulation and the messages shown in the console.








Figure 4 C simulation results in console




Notice how the Debug view gets activated, the test bench started and stop at the first instruction of the main function. The test bench can be run step-by-step, breakpoints set, variables and expressions evaluated just like any other software project.





Double click on the blue column in line 109 to place a breakpoint at the line that calls the double\_mul\_pow2 function.

Click the Resume button in the toolbar to run the test bench until the breakpoint is hit




Notice how the variables test\_val and test\_exp changed before the breakpoint was hit.

Click the Step Into button in the toolbar or press F5 on your keyboard.


Keep pressing F6 to execute the function statement-by-statement.





Stop the debugger Go back to Synthesis view.

Notice how solution1 in the project view has a csim folder now. Synthesis directives and simulation/synthesis results are grouped into solutions. Having multiple solutions allows us to try different settings, devices, clock periods on the same set of source files and analyze the results for each.




Synthesize the design by clicking the C Synthesis button in the toolbar.

Watch the messages in the console until synthesis completes.

Notice the new syn folder in solution1 and the Synthesis Report that opened automatically.



Discuss the report. What did HLS synthesize? What are the latency and interval values? What are the interfaces that got generated?



Open the Analysis view.

Right-click the purple cell in column C0 and row #6, operation tmp\_10(+).

Choose Goto Source.

The Analysis view helps in understanding and evaluating the synthesized design. The synthesized modules and loops can be seen on the left, along with timing and logic utilization information. In this case double\_mul\_pow2 does not have any sub-blocks, it is a flat function. Selecting an item will bring up the Performance view on the right. This shows the control states of the logic (C0, C1) and each operation that is scheduled to execute in that state.

When the synthesized design satisfies all the project requirements, the next step is running an RTL simulation to verify that it is functionally correct. In Vivado HLS terminology this is called C/RTL Cosimulation. Vivado HLS is capable of automatically generating an RTL test bench by running the C test bench and using the inputs from there as stimuli and the outputs as expected values.






Click on the C/RTL Cosimulation button on the toolbar

Choose "all" for the Dump Trace option

Click OK.

Review the messages in Console

The Dump Trace option will export the RTL simulation waveforms that can be opened in Vivado Simulator, for example.



Click on the Open Wave Viewer button on the toolbar


Wait for Vivado to open

Open the Window menu and go to Waveform

Analyze the simulation waveforms. Look for input values, results. Measure latencies and initiation intervals.

Since the hardware is now validated, all that is left is to package it up into a reusable format.





Click on Export RTL button on the toolbar Leave options on their defaults Click OK

Wait for export to complete

The exported IP files are generated in the active solution folder under impl. Locate the files and explore the sub-folders.

This concludes our first task – Getting familiar with the interface.

# 5 Task Two - Create a pass-through video pipeline

Vivado HLS creates re-usable IP blocks that need a top-level application to integrate into. In our case the application is a hardware project that:

- configures the camera for the right mode and resolution,
- decodes video data from a MIPI CSI-2 interface,
- buffers video data in memory, and
- encodes video data to a DVI interface.


Such an application provides a base infrastructure typical for video processing applications: it configures both input and output paths, uses a video frame buffer to decouple those paths and adds additional control logic.

Usually the focus is not on the exact video interfaces used or how video is buffered in memory. To allow us to focus on the video processing algorithm, we use ready-made IP blocks have the infrastructure quickly up and running. Even assembling and wiring these blocks can get complex, so it helps to start from a known good design.

In this task we will be looking at a demonstrative project of the Pcam 5C passing video through the Zybo Z7 and outputting on a monitor. It will serve as the top-level application where the HLS IP created in the next task will be inserted. It is a Vivado block design project using Digilent and Xilinx IP




and can be found among the workshop resources. The original and most up-to-date version is also available here: <a href="https://github.com/Digilent/Zybo-Z7-20-pcam-5c">https://github.com/Digilent/Zybo-Z7-20-pcam-5c</a>. This workshop uses a slightly modified version of the original: re-targeted for the Z7-10, IP blocks renamed and grouped for readability, default resolution changed to 720p and project files generated for Vivado 2018.1.



Copy the folder called "zyboz7\_workshop" to the root of your local hard drive.

If you choose a location other than root, make sure the path has no spaces in it. Take note of the path as you will need it later.



Launch Vivado 2018.1 (NOT Vivado HLS) from the Start Menu

Click Tools, Run Tcl Script.

Choose C:/zyboz7\_workshop/ vivado\_project/proj/ create\_project.tcl

Click OK

Wait for the project to generate and open



Let us now look at what this project is made of.




Figure 5 Top-level block diagram

The light blue block (3) is a regular IP, while blue blocks (1,2, and 4) are hierarchy blocks, grouping IP block together.

Block no. 1, named camera\_in, is the original data producer. It groups together IP blocks needed to decode image data coming from the camera and format it to suit our needs.

Block no. 2, named video\_out, is the ultimate data consumer. It groups IP blocks doing DVI encoding so that the image data can be displayed on a monitor. We are going to look at these two hierarchy blocks later.

Block no. 3 is an actual IP, named axi\_vdma. It is a Xilinx IP with the full name AXI Video Direct Memory Access. The VDMA sits in the middle of the video data flow and its central role makes it an interesting addition. It is needed to decouple two incompatible video interfaces, the image sensor's MIPI CSI-2 and the monitor's DVI. These two interfaces work with diverse clock frequencies, timing and perhaps different resolutions. In our case, the sensor is capable of outputting at 30 frames per second, but the monitor will need 60 frames per second for a standard resolution. The VDMA assumes the slave role, consuming data on its input side (S2MM) and writing it to DDR memory. It also assumes the master role, producing data on its output side (MM2S) by reading it from DDR memory beforehand. This allows both the sensor and the monitor to work at their own pace.

Double-clicking the IP block will open its customization settings. See what options are available.






Figure 6 axi\_vdma customization settings

Now close the axi\_vdma customization window.

Let us turn our attention to the camera\_in hierarchy block. Double-clicking it will open the hierarchy block in a separate tab.




Figure 7 Camera\_in hierarchy block

The two blocks marked 1 are the implementation of the MIPI interfaces. D-PHY is the physical layer protocol, that is transparent to the nature of data transmitted. CSI-2 is the Camera Serial Interface that is the packet layer protocol, specifying how pixel data is packetized.

Block no. 2 converts the Bayer-filtered pixel data into RGB data by interpolating missing color components from neighbours. After interpolation the 10-bit RAW data produced by the sensor is widened to 30 bits for RGB data.

Block no. 3 applies a gamma correction algorithm resulting in a 24-bit RGB-encoded pixel stream.

Discuss the interfaces and timing between these blocks.



Let us go back to the top level block diagram and double-click the video\_out hierarchy block now.




Figure 8 Expanded video\_out hierarchy block

Blocks marked no. 1 are part of the clocking infrastructure. These dynamically reconfigurable blocks generate and buffer the pixel clock of the frequency correct for the display resolution. PixelClk and SerialClk are used by block no. 4 for DVI encoding.

Block no. 2 is a Video Timing Controller that can be dynamically configured to generate the horizontal and vertical synchronization signals for the display resolution.

Block no. 3 is where AXI-Stream formatted pixel data is synchronized with the display timing pulses generated by the Video Timing Controller.

The now pixel-clocked and synchronized video data is sent to Block no. 4, named rgb2dvi. This implements DVI encoding and is wired straight to the Zybo-Z7's HDMI connector. This is a Digilent IP and is available in our vivado-library repository.

Discuss the interfaces and timing between these blocks.

Let us now go back to the last hierarchy block in our top-level design, control\_block. Open it by double-click.






Figure 9 Expanded control\_block hierarchy

Every non-trivial system will need control logic. In our application, the dual-core ARM in the Zynq chip will run our control software, and its associated blocks will give us access to main memory and control the sensor over I<sup>2</sup>C.

Double-click the Clocking Wizard IP block to see the generated clock signals.





Figure 10 Clocking Wizard output frequencies

The hardware project is pre-built and exported, so let us turn our attention to the software running on the ARM.






In Vivado go to File, Launch SDK.

Choose for Exported Location: zyboz7\_workshop/ vivado\_project/ hw\_handoff.

Choose for Workspace: zyboz7\_workshop/ vivado\_project/ sdk.

Click Yes on the out-of-date warning dialog.




Right-click on pcam\_vdma\_hdmi\_bsp and choose Re-generate BSP Sources.

Confirm with Yes.

Once the BSP re-generates, press Ctrl+B to re-build the whole workspace (or go to Project menu -> Build All...)

The application should be without errors.






Open the pcam\_vdma\_hdmi project structure by clicking on the arrow.

Also open the src subfolder.

Open main.cc by double-clicking it.

Now do the hardware set-up. Carefully connect the Pcam 5C to the Zybo Z7, paying attention to the correct cable side. Connect the Zybo Z7 to the PC with the included USB micro cable. Make sure the boot jumper JP5 is on JTAG (pins 3-4). Make sure the power jumper JP6 is on USB (pins middle-bottom). Connect the HDMI TX port of Zybo Z7 to the monitor with the included HDMI cable. Turn the power switch on.




Make sure the Zybo Z7 is connected to the PC via USB, it is turned on and the red PGOOD LED is lit.

Right click on the pcam\_vdma\_hdmi project.


Go to Run As and Launch on Hardware.






The previous step created a launch configuration that does not include programming the FPGA.

Click No to cancel launch, since the configuration needs to be edited first.



Go to the Run menu and choose Run Configurations...






Make sure the pcam\_vdma\_hdmi.elf configuration is selected in the left panel.

Now tick both "Reset entire system" and "Program FPGA"

Click Run to see the application in hardware.

The Zybo Z7 is now forwarding video data from the Pcam 5C to the DVI output. Go ahead, move the camera around and analyze the image on the monitor.



Now that the launch configuration is set, it is enough to press the green button on the toolbar to re-program the Zynq and launch the application

To shorten the hardware build time for the next task, re-build the Vivado project to cache synthesis results.





You may now leave Vivado to re-build the hardware design and complete the next task in the meantime.




Figure 11 Application block diagram with only interfaces visible




## 6 Task Three - Edge detection in HLS

The video pipeline analyzed in Task 2 provides a good basis for image processing functions defined in HLS. The bus between blocks "AXI Video Direct Memory Access" and "AXI4-Stream to Video Out" is a streaming interface sending data pixel-by-pixel in raster format. AXI-Stream is a simple interface that suits video data well and Xilinx adopted it for their own IP offering. Using AXI-Stream ensures the greatest interoperability between IPs.


Neither the sensor input, nor the display output is AXI-Stream however. Video interfaces use a continuous stream of pixels forming lines interleaved by blanking intervals. They lack a hand-shake mechanism that could stop the stream for a while when the downstream processing logic requires it. AXI-Stream transmits data more efficiently by packing pixel data and framing signals. Furthermore, thanks to hand-shake signals it allows for buffering and stopping the stream momentarily. All Xilinx Video Processing IP use AXI-Stream interfaces, if needed these can be easily inserted into the stream. The AXI Video DMA seen earlier needs to be able to stop accepting data from time-to-time due to memory access arbitration. It uses line buffers that can for short periods store pixels until the main memory is free. Due to the streaming nature of the data, different processing blocks can even be daisy-chained by attaching the output of one to the input of another. This is called video processing pipeline.

The interface of the pipeline is an essential design aspect of an HLS processing core. The input, output and control interfaces all need to be modeled in C/C++. Fortunately, the data type modeling AXI-Stream already exists in HLS template libraries.


So, our task is writing a processing block (function) that accepts an AXI-Stream RGB video input (argument), and outputs the similarly formatted processed video data (argument). The project requirements are 1280x720@60Hz resolution and a stable video feed.









Launch Vivado HLS 2018.1 (NOT Vivado 2018.1) from the Start Menu Click Create New Project Name the project edge\_detect Place it under zyboz7\_workshop\ hls\_project\edge\_detect



Click New File
Browse to
zyboz7\_workshop\hls\_project\
edge\_detect.
Name it edge\_detect.cpp
Repeat for edge\_detect.h
Click Next







Click the browse button for part selection Click Boards Choose Digilent Zybo Z7-10 in the list of

Now that the project is created we can get on with writing actual C++ code. The following files will be written.



```
#include "hls_video.h"

typedef ap_axiu<24,1,1,1> interface_t;
typedef hls::stream<interface_t> stream_t;

void edge_detect(stream_t& stream_in, stream_t& stream_out);

#define MAX_WIDTH 1280
#define MAX_HEIGHT 720

typedef hls::Mat<MAX_HEIGHT, MAX_WIDTH, HLS_8UC3> rgb_img_t;

#define INPUT_IMAGE "fox.bmp"
#define OUTPUT_IMAGE "fox_output.bmp"
```

Figure 12 edge\_detect.h

```
#include "edge detect.h"
void edge detect(stream t& stream in, stream t& stream out)
  int const rows = MAX HEIGHT;
  int const cols = MAX WIDTH;
 rgb img t img0(rows, cols);
#pragma HLS STREAM variable=img0 depth=1 dim=1
  rgb img t img1(rows, cols);
#pragma HLS STREAM variable=img1 depth=1 dim=1
 rgb img t img2(rows, cols);
#pragma HLS STREAM variable=img2 depth=1 dim=1
 rgb img t img3(rows, cols);
#pragma HLS STREAM variable=img3 depth=1 dim=1
 hls::AXIvideo2Mat(stream in, img0);
 hls::CvtColor<HLS RGB2GRAY>(img0, img1);
 hls::Sobel<1,0,3>(img1, img2);
 hls::CvtColor<HLS GRAY2RGB>(img2, img3);
 hls::Mat2AXIvideo(img3, stream out);
```

Figure 13 edge\_detect.cpp



```
#include "edge_detect.h"
#include "hls_opencv.h"

int main()
{
   int const rows = MAX_HEIGHT;
   int const cols = MAX_WIDTH;

   cv::Mat src = cv::imread(INPUT_IMAGE);
   cv::Mat dst = src;


   stream_t stream_in, stream_out;
   cvMat2AXIvideo(src, stream_in);
   edge_detect(stream_in, stream_out);
   AXIvideo2cvMat(stream_out, dst);

   cv::imwrite(OUTPUT_IMAGE, dst);

   return 0;
}
```

Figure 14 edge detect\_test.cpp

As shown in Task 1, the HLS flow is going to be followed: the processing function written, a test bench written for it, synthesis, report analysis, C/RTL co-simulation and IP export. The process is iterated until all the requirements are met.




Right-click on Test Bench


**Choose Add Files** 

Select fox.bmp to be added from zyboz7\_workshop\ hls\_project.





Click on the Run C Simulation button in the toolbar.




Choose Project Settings
Choose Synthesis on the left
Click Browse next to Top Function
Choose edge\_detect
Click OK
Click on the Run C
Synthesis button in the toolbar to start hardware synthesis.

Click on the Project Menu

After hardware synthesis completes, review the report for clues on whether project requirements are met. If analysis determines that the synthesized code does not meet the requirements, HLS can be directed towards a better design. This is achieved using directives. These influence the choice HLS makes during synthesis both relating to generated logic and interfaces. In this task, we are going to




set the DATAFLOW and INTERFACES directives. To be able to compare the results with and without the directives, a new solution can be created.



Open the Project menu and choose New Solution.

Click on Finish to accept the defaults. Notice that settings from solution1 are going to be copied to the new solution.

Solution2 now becomes active.




Open edge\_detect.cpp, which has the function that needs directives applied

On the right side panel, click on the Directives tab

Select stream\_in **and** stream\_out interfaces

Right-click on the selection and choose Insert Directive






In the dialog that opens choose the INTERFACE directive

For mode option choose axis to instruct synthesis to generate an AXI-Stream interface for stream\_in and stream\_out.

Click OK.




Similarly, select function edge\_detect and activate the INTERFACE directive with ap\_ctrl\_none option for mode.

Lastly, select function edge\_detect and activate the DATAFLOW directive on it.

Run hardware synthesis one more time and compare the results to that of solution1. Once the design meets the requirements, it can be packaged and exported as an IP. Just choose the Export RTL action in the top toolbar.






Click on the Export RTL button in the top toolbar.

Keep the defaults by clicking on OK.

Notice the impl subdirectory in solution2 that will be created.

The next step is importing the video processing IP in the Vivado project and inserting it into the video pipeline. By now Vivado should have finished building the project. You may close the dialog announcing just that.



Switch back to the zyboz7\_pcam project in Vivado 2018.1 from task two.

Click Project Settings on the left toolbar


Select IP and Repository

Click the plus sign

Browse to the HLS project path zyboz7\_workshop\ hls\_project\edge\_detect\ solution2\impl\ip

Click Select and OK





Right-click on an empty space in the diagram and choose Add IP


Search for and double-click on Edge\_detect, which is our HLS IP

Click on the wire between axi\_vdma\_0/M\_AXIS\_MM2S and video\_out/video\_in

Press the Delete key

Wire M\_AXIS\_MM2S to stream\_in of edge\_detect


Wire stream\_out of edge\_detect to video\_in




Wire ap\_clk of edge\_detect to clk\_out2 of control\_block. This is the same clock as for the rest of the AXI-Stream IP in the pipeline.

Wire ap\_rst\_n to S00\_ARESETN[0:0] of control\_block. This is the same reset as for the rest of the AXI-Stream IP in the pipeline.






Wait for Vivado to re-build the hardware project with your HLS IP inserted into the video pipeline.








Switch now to the SDK workspace opened earlier.

Right-click on system\_wrapper\_hw\_platform\_0.


Click on Change Hardware Platform Specification.

Choose Yes to confirm the change.




Browse to the path zyboz7\_workshop\ vivado\_project\ hw\_handoff\ system\_wrapper.hdf. Click OK.





Go to the Project menu and choose Clean.

Choose Clean all projects and Start building the entire workspace.



Once the build finishes, confirm in the console that there are no errors.

Launch the application by clicking on the green play button on the toolbar.

Zybo Z7 should now forward incoming video data to the DVI monitor after applying the edge detection algorithm on it.

This concludes our workshop. Thank you for attending!