JOHN PETER STEVENSON 161 S. CALIFORNIA AVE., APT. K200 PALO ALTO, CALIFORNIA 94306 CELL: 650-906-9549

E-MAIL: <u>IPETER@STANFORD.EDU</u>

EDUCATION

Stanford University – Ph.D. Candidate, Electrical Engineering Fine-grain in-memory deduplication with faculty David Cheriton and Mark Horowitz.	2008 – Present
Stanford University – M.S. Electrical Engineering	2000 – 2002
Focus Areas: Circuit Design and Semiconductor Physics	2000 - 2002
U.S. Naval Academy – B.S. Control Systems Engineering Graduated 1st in academic standing, degree conferred with distinction	1996 – 2000
WORK EXPERIENCE	
Member of Technical Staff, HICAMP Systems – Menlo Park, CA Wrote flexible test infrastructure for computer cache and memory subsystems. The test bench, in C++, is generated from a high level directed acyclic graph description so that when the hardware architecture is changed, the test bench automatically updates. Meta-programming accomplished with GraphViz dot language and with Python. Wrote low latency and low power near cryptographic strength in-hardware hash function.	2009 – Present
Electrical Engineering Faculty, U.S. Naval Academy – Annapolis, MD As an officer faculty member, taught undergraduate engineering major and core curriculum classes for 4 semesters. Topics included circuit analysis, logic design, and wireless.	2006 – 2008
Lawrence Livermore National Laboratory Photonics Group – Livermore, CA As a summer intern, characterized wavelength shift properties of a multiple section edge emitting laser system proposed for use as an optical logic gate.	2007
Officer, Submarines, U.S. Navy – (USS Los Angeles, SSN-688) Pearl Harbor, HI As Officer of the Deck, responsible for all shipboard operations submerged, surfaced, and in port, in lieu of the ship's Captain. As Engineering Officer of the Watch, responsible for all nuclear power plant operations, in lieu of the ship's Engineer. As Communications Officer and Mechanical Division Officer, sole command of a shipboard division (~25 personnel).	2002 – 2006
Honda Research – Mountain View, CA As a research intern, investigated algorithms for depth recovery in non-stereoscopic images.	2002
Tensilica – Sunnyvale, CA As a design verification intern, produced scripts for on-the-fly customized RTL code.	2001
HONORS & AWARDS	
Best Paper at International Conference on Supercomputing	2012
Stanford Graduate Fellowship	2008
Stanford School of Engineering Fellowship	2000
Phi Kappa Phi National Honor Society Graduate Study Fellowship	2000
Ward Prize for Best Undergraduate Research Project	2000
Rhodes Scholarship State Finalist	1999
Eagle Scout	1996

PROJECTS

PROJECTS	
Zest – Memory Deduplicator for Linux Captures a snapshot of physical memory from a live instance of Linux. Performs postmortem fine-grain deduplication to show the benefit of deduplicated memory systems. Memory capacity increased by over 2x in many common datacenter applications. http://code.google.com/p/thezest	2012 – Present
The Stanford Circuit Optimization Tool (SCOT) Provides optimal digital circuit design using convex optimization. Integrates with industry standard tools such as SPICE. http://code.google.com/p/thescot	2008 – Present
Punch Mobile Electronic payment processing with integrated consumer loyalty. Provided significant cost savings by disintermediating the credit card payment network using a direct consumer-to-business (C2B) back-end. Voted as top project in MS&E 273 by VC judging panel.	2011
Solar Boat Project at U.S. Naval Academy – Faculty Mentor Mentored a multidisciplinary team of undergraduates competing in the world championship of solar electric boating.	2006 – 2008
SIMD Floating Point Adder Project – Stanford Independent Projects in VLSI Designed and taped out a fully functional 1x32 / 2x16 bit SIMD floating point adder (IEEE compliant math). Design was fabricated by TSMC in 0.5µm technology.	2001
PUBLICATIONS	
Sparse Matrix-Vector Multiply on the HICAMP Architecture J.P. Stevenson, A. Firoozshahian, A. Solomatnikov, M. Horowitz, and D. Cheriton, ICS 2012 Winner of Best Paper Award at International Conference on Supercomputing, 2012	2012
HICAMP: Architectural Support for Efficient Concurrency-Safe Shared Structured Data Access D. Cheriton, A. Firoozshahian, A. Solomatnikov, J.P. Stevenson, and O. Azizi, ASPLOS 2012	2012
CPU db: Recording Microprocessor History A. Danowitz, K. Kelley, J. Mao, J.P. Stevenson, and M. Horowitz, CACM 2012	2012
Intermediate Representations for Controllers in Chip Generators K. Kelley, M. Wachs, A. Danowitz, J.P. Stevenson, S. Richardson, M. Horowitz, DATE 2011	2011
An Integrated Framework for Co-Optimization of Architecture and Circuits O. Azizi, A. Mahesri, J.P. Stevenson, N. Zhou, S.J. Patel, and M. Horowitz, DATE 2010	2010