JOHN PETER STEVENSON

161 S. CALIFORNIA AVE., APT. K200 PALO ALTO, CA 94306

(650) 906-9549 | etep.nosnevets@gmail.com

EDUCATION

DUCATION	EXPERIENCE
Stanford University , Ph.D. Electrica Engineering 2008 – 2013 Thesis: <i>Fine-Grain In-Memory Dedupl</i>	Implemented world's first deduplicated DRAM memory system in FPGA logic.
cation for Large-Scale Workloads. Faculty advisors: Mark Horowitz an David Cheriton.	 Wrote Verilog RTL for high speed and high strength hash function. Wrote SystemC and C* test infrastructure that automatically regenerates based on a high level
Stanford University, M.S. Electrical En Focus Areas: Cir- cuit Design and Semiconductor	ngineering2@tophi@obslescription of system protocol. Code generation implemented in Python and graphical description implemented in GraphViz.
Physics. U.S. Naval Academy, B.S. Control System Graduated 1st in academic standing, degree conferred with distinction. Recipient of Ward Prize for best undergraduate research on multi-	U.S. Naval Academy, Annapolis, MD, Electrical Engineering Faculty20 tems Engineering Age for faculty member, taught undergraduate engineering major and core curriculum classes for 4 semesters. Topics included circuit analysis, logic design, and wireless. Lawrence Livermore National Laboratory, Livermore, CA, Photonics As a summer intern, characterized wavelength shift properties of a multiple section edge emitting laser system proposed
aperture camera arrays.	for use as an optical logic gate. USS Los Angeles (SSN-688), Honolulu, HI, Officer2003 – 2006 As Officer of the Deck, responsible for all operations submerged, surfaced, and in port, in lieu of the ship's Captain. As Engineering Officer of the Watch, responsible for all nuclear power plant operations, in lieu of the ship's Engineer. As Communications Officer and Mechanical Division Officer, supervised a shipboard division (~25 personnel).
	Honda Pasaarch Mountain View CA Computer Vision Internacoa

Honda Research, Mountain View, CA, Computer Vision Intern2002 Investigated algorithms for depth recovery in non-stereoscopic images.

Tensilica, Sunnyvale, CA, Design Verification Intern 2001 Wrote scripts to drive verification for customizable RTL code.

HONORS & AWARDS

Best Paper at International Conference on Supercomputing	2012
Best Student Project, Stanford MS&E-273: Punch Mobile	2011
David Cheriton Stanford Graduate Fellowship	2008
Stanford School of Engineering Fellowship	2000
Ward Prize: Best Undergraduate Research Project	2000
Phi Kappa Phi National Honor Society Graduate Study Fellowship	2000

Zest – Memory Deduplicator for Linux	2012 - Present
Using LiME, zest counts duplicates in DRAM memory. Captures a snapshot of physical memory from a live instance of Linux. Performs post-mortem fine-grain deduplication to show the benefit of deduplicated memory systems. Shows that memory capacity is increased by over 2x in many common datacenter applications. https://github.com/etep/zest	
·	2014
Hash-Stats – Overflow Statistics for Large Hash Tables Table utilization and table overflows are critical issues for large hash tables, but these topics receive scant attention on the Wikipedia and from introductory CS course material. This repository reduces theory to practice. Using published theoretical results, it provides simple matlab scripts to guide the practicing engineer when implementing a large hash table. https://github.com/etep/hash-stats	
The Stanford Circuit Optimization Tool (SCOT) Provides optimal digital circuit design using convex optimization. Integrates with industry standard tools such as SPICE. http://github.com/etep/scot	2008 – Presen
Punch Mobile	2011
Electronic payment processing with integrated consumer loyalty. Provided significant cost savings by disintermediating the credit card payment network using a direct consum to-business (C2B) back-end. Voted as top project in MS&E-273 by VC panel.	ner-
Solar Boat Project at U.S. Naval Academy – Faculty Mentor Mentored a multidisciplinary team of undergraduates competing in the world championship of solar electric boating.	2006 - 2008
SIMD Floating Point Adder Project – Stanford Independent Projects in VLSI Designed and taped out a fully functional 1x32 / 2x16 bit SIMD floating point adder (IEEE compliant math). Design was fabricated by TSMC in $0.5\mu\mathrm{m}$ technology.	2001
BLICATIONS	
SI-TM: Reducing Transactional Memory Abort Rates through Snapshot Isolation H. Litz, D. Cheriton, A. Firoozshahian, O. Azizi, J.P. Stevenson, ASPLOS 2014	2014
Sparse Matrix-Vector Multiply on the HICAMP Architecture J.P. Stevenson, A. Firoozshahian, A. Solomatnikov, M. Horowitz, and D. Cheriton, ICS 2012 Winner of Best Paper Award at International Conference on Supercomputing, 2012	2012
HICAMP: Architectural Support for Efficient Concurrency-Safe Shared Structured Data Addition D. Cheriton, A. Firoozshahian, A. Solomatnikov, J.P. Stevenson, and O. Azizi, ASPLOS 2012	ccess 2012
CPU db: Recording Microprocessor History A. Danowitz, K. Kelley, J. Mao, J.P. Stevenson, and M. Horowitz, CACM 2012	2012
Intermediate Representations for Controllers in Chip Generators	2011
K. Kelley, M. Wachs, A. Danowitz, J.P. Stevenson, S. Richardson, M. Horowitz, DATE 2011	

1999

1996

Rhodes Scholarship State Finalist

Eagle Scout