# **DSD Final Project Scores(MIPS)**

#### 1. Baseline

(1) Area: 279585.542478 (um<sup>2</sup>)

```
Number of ports:
Number of nets:
                                        22569
Number of cells:
                                        21588
Number of combinational cells:
                                        17476
Number of sequential cells:
                                         4109
Number of macros/black boxes:
                                            0
Number of buf/inv:
                                         4045
Number of references:
                                          145
Combinational area:
                                167726.883701
Buf/Inv area:
                                27781.345869
Noncombinational area:
                               111858.658777
Macro/Black Box area:
                                     0.000000
Net Interconnect area:
                               2466159.281036
Total cell area:
                                279585.542478
Total area:
                               2745744.823515
  shell>
```

(2) Total Simulation Timeofgiven has Hazard testbench: 5187.65 (ns)

- (3) Area\*Total Simulation Time:  $1.4504 \times 10^9$  ( $um^{2*}$  ns)
- (4) Clock cycle for post-syn simulation (cycle in sdc, not cycle in testbench): 2.3 (ns)

#### 2. BrPred

(1) Total execution cycles of given I\_mem\_BrPred: 385.5

(simulation cycle is set to 1 ns)

(2) Total execution cycles of given I\_mem\_hasHazard: 2462.5

(simulation cycle is set to 1 ns)

(3) Synthesis area of BPU(Total area of BrPred minus baseline design, two design clock cycle need to be same):  $232143.213798 - 230520.499474 = 1622.7143 (um^2)$ 

```
Total cell area: 230520.499474
Total area: 2766913.568779
```

```
Total cell area: 232143.213798
BrPred: Total area: 2792943.078605
```

(both are synthesized with the cycle time of 3.5 ns)

## 3. L2 Cache

- (1) Average memory access time: 2.92 (ns)
- (2) Total execution time of given I\_mem\_L2Cache: 1139.75 (ns)

```
Simulation FINISH !!------

\(^o^)/ CONGRATULATIONS!! The simulation result is PASS!!!

Simulation complete via $finish(1) at time 1139750 PS + 0
```

### 4. MultDiv

(1) Area of MultDiv (Total area of MultDiv minus baseline design, two design clock cycle need to be same):  $296237.035458 - 279585.542478 = 16651.492 (um^2)$ 

```
Total cell area: 279585.542478

Baseline: Total area: 2745744.823515
```

Total cell area: 296237.035458
Multdiv: 2866463.488674

(both are synthesized with the cycle time of 2.3 ns)

(2) Total execution time of given I\_mem\_MultDiv: 4654.49 (ns)

(3) Clock cycle for post-syn simulation (cycle in sdc, not cycle in testbench): 4.27 (ns)