



EE 357 Unit 18

Basic Pipelining Techniques






Single & Multi-Cycle Performance

Single-Cycle CPU

- CPI = 1, Long clock cycle
- Each piece of the datapath requires only a small period of the overall instruction execution (clock cycle) time yielding low utilization of the HW's actual capabilities

Multi-Cycle CPU

- CPI = n, Short clock cycle
- Sharing resources allows for compact logic design but in modern design we can afford replicated structures if needed
- Each instruction still requires several cycles to complete







Pipelining

- Combines elements of both designs
 - Datapath of single-cycle CPU w/ separate resources
 - Datapath broken into stages with temporary registers between stages
 - Short clock cycle
 - A single instruction requires CPI = n
- System can achieve CPI = 1
 - Overlapping Multiple Instructions (separate instruction in each stage at once)


·	F	D	Ex	Mem	WB
Clock 1	Inst. 1				
Clock 2	Inst. 2	Inst. 1			
Clock 3	Inst. 3	Inst. 2	Inst. 1		
Clock 4	Inst. 4	Inst. 3	Inst. 2	Inst. 1	
Clock 5	Inst. 5	Inst. 4	Inst. 3	Inst. 2	Inst. 1





Basic 5 Stage Pipeline

- Same structure as single cycle but now broken into 5 stages
- Pipeline stage registers act as temp. registers storing intermediate results and thus allowing previous stage to be reused for another instruction
 - Also, act as a barrier from signals from different stages intermixing








Issues with Pipelining

- No sharing of HW/logic resources between stages because of full utilization
 - Can't have a single cache (both I & D) because each is needed to fetch one instruction while another accesses data
- Prevent signals in one stage (instruc.) from flowing into another stage (instruc.) and becoming convoluted
- Balancing stage delay
 - Clock period = longest stage
 - In example below, clock period = 50ns means 150ns delay for only 70ns of logic delay








Resolution of Pipelining Issues

- No sharing of HW/logic resources between stages
 - For full performance, no feedback (stage i feeding back to stage i-k)
 - If two stages need a HW resource, replicate the resource in both stages (e.g. an I- AND D-cache)
- Prevent signals from one stage (instruc.) from flowing into another stage (instruc.) and becoming convoluted
 - Stage Registers act as barrier wall to signals until next edge
- Balancing stage delay [Important!!!]
 - Balance or divide long stages (See next slides)








Balancing Pipeline Stages

- Clock period must equal the LONGEST delay from register to register
 - In Example 1, clock period would have to be set to 15ns [66 MHz], meaning total time through pipeline = 30ns for only 20 ns of logic
- Could try to balance delay in each stage
 - Example 2: Clock period = 10ns
 [100 MHz], meaning total time
 through pipeline = 20ns




Ex. 2: Balanced stage delay Clock Period = 10ns (150% speedup)






Pipelining Effects on Clock Period


- Rather than just try to balance delay we could consider making more stages
 - Divide long stage into multiple stages
 - In Example 3, clock period could be 5ns [200 MHz]
 - Time through the pipeline (latency) is still 20 ns, but we've doubled our throughput (1 result every 5 ns rather than every 10 or 15 ns)
 - Note: There is a small time overhead to adding a pipeline register/stage (i.e. can't go crazy adding stages)



Ex. 1: Unbalanced stage delay Clock Period = 15ns



Ex. 2: Balanced stage delay Clock Period = 10ns (150% speedup)




Ex. 3: Break long stage into multiple stages Clock period = 5 ns (300% speedup)





Feed-Forward Issues

- CISC instructions often perform several ALU and memory operations per instructions
 - MOVE.W (A0)+,\$8(A0,D1) [M68000/Coldfire ISA]
 - 3 Adds (post-increment, disp., index)
 - 3 Memory operations (I-Fetch + 1 read + 1 write)
 - This makes pipelining hard because of multiple uses of ALU and memory
- Redesign the Instruction Set Architecture to better support pipelining (MIPS was designed with pipelining in mind)







Sample 5-Stage Pipeline


- Examine the basic operations that need to be performed by our instruction classes
 - LW: I-Fetch, Decode/Reg. Fetch, Address Calc., Read Mem.,
 Write to Register
 - SW: I-Fetch, Decode/Reg. Fetch, Address Calc., Write Mem.
 - ALUop: I-Fetch, Decode/Reg. Fetch, ALUop, Write to Reg.
 - Bxx: I-Fetch, Decode/Reg. Fetch, Compare (Subtract), Update PC
- These suggest a 5-stage pipeline:
 - I-Fetch,
 - Decode/Reg. Fetch,
 - ALU (Exec.),
 - Memory,
 - Reg. Writeback





Basic 5 Stage Pipeline

- All control signals needed for an instruction in the following stages are generated in the decode stage and shipped with the instruction
 - Since writeback doesn't occur until final stage, write register # is shipped with the instruction through the pipeline and then used at the end
 - Register File can read out the current data being written if read reg # = write reg #







Sample Instructions


Instruction
LW \$t1,4(\$s0)
ADD \$t4,\$t5,\$t6
BEQ \$a0,\$a1,LOOP

For now let's assume we just execute one at a time though that's not how a pipeline works (multiple instructions are executed at one time).





LW \$t1,4(\$s0): Fetch




Fetch LW and increment PC





LW \$t1,4(\$s0): Decode




Decode instruction and fetch operands





LW \$t1,4(\$s0): Execute




Add offset 4 to \$s0 value





LW \$t1,4(\$s0): Memory




Read word from memory





LW \$t1,4(\$s0): Writeback




Write word to \$t1





LW \$t1,4(\$s0)



Fetch LW

Decode instruction and fetch operands


Add offset 4 to \$s0

Read word Write from memory word to \$t1





ADD \$t4,\$t5,\$t6: Fetch




Fetch ADD and increment PC





ADD \$t4,\$t5,\$t6: Decode




Decode instruction and fetch operands





ADD \$t4,\$t5,\$t6: Execute




Add \$t5 + \$t6





ADD \$t4,\$t5,\$t6: Memory




Just pass sum through





ADD \$t4,\$t5,\$t6: Writeback




Write sum to \$t4






ADD \$t4,\$t5,\$t6







BEQ \$a0,\$a1,LOOP: Fetch




Fetch BEQ, increment PC, pass on PC+4





BEQ \$a0,\$a1,LOOP: Decode




Decode instruction and fetch operands, pass on PC+4





BEQ \$a0,\$a1,LOOP: Execute




Do \$a0-\$a1 and check if result = 0 Calculate branch target address





BEQ \$a0,\$a1,LOOP: Memory




Update PC, No Mem. Access





BEQ \$a0,\$a1,LOOP: Writeback




Do Nothing





BEQ \$a0,\$a1,LOOP



Fetch BEQ, increment PC, pass on PC+4

Decode instruction and fetch operands, pass on PC+4

Do \$a0-\$a1 and check if result = 0 Calculate branch target address

Update PC

Do Nothing






Pipelining

 Now let's see how all three can be run in the pipeline






5-Stage Pipeline










Fetch LW








Fetch ADD Decode instruction and fetch operands








Fetch BEQ Decode instruction and fetch operands

Add displacement 0x04 to \$s0







Fetch next instruc i+1


Decode instruction and pass displacement

Add \$t5 + \$t6 Read word from memory





Example



Fetch next instruc i+2

Decode operands of instruc. i+1

Check if condition is true


Just pass data to next stage

Write word to \$t1






Example








Example







5-Stage Pipeline



Without pipelining (separate execution), each instruction would take 50ns With pipelining, each instruction still takes 50ns but 1 finishes every 10ns





Non-Pipelined Timing

- Execute n instructions using a k stage datapath
 - i.e. Multicycle CPU w/ k
 steps or single cycle CPU
 w/ clock cycle k times
 slower
- w/o pipelining: n*k
 cycles
 - n instrucs. * k CPI

	Fetch 10ns	Decode 10ns	Exec. 10ns	Mem. 10ns	WB 10ns
C1	ADD				
C2		ADD			
C3			ADD		
C4				ADD	
C5					ADD
C6	SUB				
C7		SUB			
C8			SUB		
C9				SUB	
C10					SUB
C11	LW				

n * k cycles

Pipelined Timing

- Execute n instructions using a k stage datapath
 - i.e. Multicycle CPU w/ k
 steps or single cycle CPU w/ clock cycle k times slower
- w/o pipelining: n*k cycles
 - n instrucs. * k CPI
- w/ pipelining: k+n-1 cycles
 - k cycle for 1st instruc. + (n-1) cycles for n-1 instrucs.
 - Assumes we keep the pipeline full

	Fetch 10ns	Decode 10ns	Exec. 10ns	Mem. 10ns	WB 10ns
C1	ADD				
C2	SUB	ADD			
C3	LW	SUB	ADD		
C4	SW	LW	SUB	ADD	
C5	AND	SW	LW	SUB	ADD
C6	OR	AND	SW	LW	SUB
C 7	XOR	OR	AND	SW	LW
C8		XOR	OR	AND	SW
C9			XOR	OR	AND
C10				XOR	OR
C11					XOR

7 Instrucs. = 11 clocks (5 + 7 - 1)





Throughput

- Throughput (T) = # of instructions executed / time
 - n instructions / clocks to executed n instructions
 - For a large number of instructions, the throughput of a pipelined processor is 1 instruction every clock cycle
 - ASSUMES that we keep the pipeline full of instructions

	Non-pipelined	Pipelined
Throughput	n / k*n = 1/k	n / n+k-1
Let n → ∞ (n = infinity)	1/k	1





Hazards


- Any sequence of instructions that prevent full pipeline utilization
 - Often causes the pipeline to stall an instruction
- Structural Hazards = HW organization cannot support certain combinations of instructions being overlapped
- Data Hazards = Data dependencies
 - Instruction i+k needs result from instruction i that is still in pipeline
 - Example:
 - LW \$t4, 0x40(\$s0)
 - ADD \$t5,\$t4,\$t3
 - ADD couldn't decode and get the \$t4 value until LW writes back \$t4...stalls the pipeline
- Control Hazards = Branches & changes to PC in the pipeline
 - If branch is determined to be taken later in the pipeline, flush (delete) the instructions in the pipeline that shouldn't be executed
- Other causes for stalls: Cache misses
 - We need to wait for the slow MM to bring the values into the cache





Structural Hazards

- Combinations of instructions that cannot be overlapped in the given order due to HW constraints
 - Often due to lack of HW resources
- Example structural hazard: A single memory rather than separate I & D caches
 - Structural hazard any time an instruction needs to perform a data access (i.e. 'lw' or 'sw')








Structural Hazards Examples

- Another Example structural hazard: Fully pipelined vs. non-pipelined functional units with issue latencies
 - Fully pipelined means it may take multiple clocks but a new instruction can be issued every clock
 - Non-fully pipeline means that a new instruction can only be inserted every n clocks
 - Example of non-fully pipelined divider
 - Usually issue latencies of 32 to 60 clocks
 - Thus DIV followed by DIV w/in 32 clocks will cause a stall


Sequence:

DIV 1 DIV 2



Sequence:









- Read-After-Write (RAW) Hazard
 - Later instruction reads a result from a previous instruction (data is being communicated between 2 instrucs.)
- Example sequence
 - -LW \$t1,4(\$s0)
 - ADD \$t5,\$t1,\$t4

Initial Conditions (assume leading 0's in registers):

```
$s0 = 0x10010000
$t1 = 0x0
$t4 = 0x24
00000060
0x10010000
0x10010000
```


After execution values should be:

```
$s0 = 0x10010000
$t1 = 0x60
$t4 = 0x24
$t5 = 0x84
```

\$t.5 = 0x0








Fetch ADD Decode instruction and fetch operands








Fetch instruc.

\$t1 still = 0x0 rather than the desired 0x60 Add displacement 4 to \$t1














Now it's too late the sum of the ADD instruction is wrong!





Solutions:

- 1. Stall the pipeline until the result is written back to the register file
- 2. Use forwarding / bypassing






- All instructions in front of the stalled instruction can continue
- All instructions behind the stalled instruction must also stall
- Stalling inserts "bubbles" / nops (nooperations) into the pipeline
 - A "nop" is an actual instruction in the MIPS
 ISA that does NOTHING








Fetch instruc. i+1

ADD stalls in the Decode stage and is not allowed to move on

LW continues through pipeline








Fetch instruc. i+1 stalls

ADD remains stalled until LW writes back \$t1 value LW continues through pipeline








Fetch instruc. i+1 stalls

Reg. file passes new value of \$t1 along with \$t4 to next stage LW writes back result to \$t1











Time Space Diagram

	Fetch 10ns	Decode 10ns	Exec. 10ns	Mem. 10ns	WB 10ns
C1	LW				
C2	ADD	LW			
C3	i	ADD	LW		
C4	i	ADD	(nop)	LW	
C5	i	ADD	(nop)	(nop)	LW
C6	i+1	i	ADD	(nop)	(nop)
C 7	i+2	i+1	i	ADD	(nop)
C8	i+3	i+2	i+1	i	ADD

Using Stalls to Handle Dependencies (Data Hazards)






Data Forwarding

- Also known as "bypassing"
- Take results still in the pipeline (but not written back to a GPR) and pass them to dependent instructions
 - To keep the same clock cycle time, results can only be taken from the beginning of a stage and passed back to the beginning of a previous stage
 - Cannot take a result produced at the end of a stage and pass it to the beginning of a previous stage because of the stage delays
- Recall that data written to the register file is available for reading in the same clock cycle








Fetch instruc.

ADD is allowed to fetch the incorrect value of \$t1

through pipeline


















Time Space Diagram

	Fetch 10ns	Decode 10ns	Exec. 10ns	Mem. 10ns	WB 10ns
C1	LW				
C2	ADD	LW			
C3	i	ADD	LW		
C4	i	ADD	(nop)	LW	
C5	i+1	i	ADD	(nop)	LW
C6	i+2	i+1	i	ADD	(nop)
C7	i+3	i+2	i+1	i	ADD

Using Forwarding to Handle Dependencies (Data Hazards)





- ADD \$t3,\$t1,\$t2
- SUB \$t5,\$t3,\$t4
- XOR \$t7,\$t5,\$t3

Initial Conditions (assume leading 0's in registers):

```
$t1 = 0x0a
```

$$$t2 = 0x04$$

$$$t3 = 0xfffffff$$

$$$t4 = 0x05$$

$$$t5 = 0x12$$

After execution:


$$$t3 = 0x0e$$

$$$t5 = 0x02$$

$$$t7 = 0x0c$$








SUB is fetched

ADD decodes and fetches reg. values








XOR is fetched

SUB decodes and fetches wrong reg. value of \$t3

ADD produces the sum








Instruc i+1 is fetched

XOR fetches wrong reg. values for both \$t3 and \$t5

SUB uses forwarded value 0x0e rather than 0xfffffff ADD forwards the sum to SUB in EXEC stage


















Time Space Diagram

- ADD \$t3,\$t1,\$t2
- SUB \$t5,\$t3,\$t4
- XOR \$t7,\$t3,\$t5

	Fetch (IF)	Decode (ID)	Exec. (EX)	Mem. (ME)	WB
C1	ADD				
C2	SUB	ADD			
С3	XOR	SUB	ADD		
C4	i	XOR	SUB	ADD	
C5	i+1	i	XOR	SUB	ADD
C6	i+2	i+1	i	XOR	SUB
C7	i+3	i+2	i+1	i	XOR

Using Forwarding to Handle Dependencies

(Requires no stalls/bubbles for dependent instructions)





Data Forwarding Summary

- Forwarding paths from...
 - WB to MEM [ADD \$t1,\$t2,\$t3; SW \$t1,0(\$s0)]
 - WB to EX [LW \$t1,0(\$t2); next inst.; SUB \$t3,\$t1,\$t4]
 - MEM to EX [ADD \$t1,\$t2,\$t3; SUB \$t3,\$t1,\$t4]
- Issue Latency = Number of cycles we must stall (insert bubbles) before we can issue a dependent instruction


Instruction Type	w/o Forwarding	w/ Full Forwarding
LW	2	1
ALU Instruction	2	0





Control Hazard

- Branch outcomes: Taken or Not-Taken
- Not known until late in the pipeline
 - Prevents us from fetching instructions that we know will be executed in the interim
 - Rather than stall, predict the outcome and keep fetching appropriately...correcting the pipeline if we guess wrong
- Options
 - Predict Taken
 - Predict Not Taken








Branch Outcome Availability

- Branch outcome only available in MEM stage
 - Incorrect instruction sequence already in pipeline







Branch Penalty

- Penalty = number of instructions that need to be flushed on misprediction
- Currently our branch outcome and target address is available during the MEM stage, passed back to the Fetch phase and starts fetching correct path (if mispredicted) on the next cycle
- 3 cycle branch penalty when mispredicted





Predict Not Taken

- Keep fetching instructions from the Not Taken (NT)/sequential stream
- Requires us to "flush"/delete instructions fetched from the NT path if the branch ends up being Taken





Predict Not Taken

BEQ \$a0,\$a1,L1 (NT)

L2: ADD \$s1,\$t1,\$t2

SUB \$t3,\$t0,\$s0

OR \$s0,\$t6,\$t7

BNE \$s0,\$s1,L2 (T)

L1: AND \$t3,\$t6,\$t7

SW \$t5,0(\$s1)

LW \$s2,0(\$s5)

	Fetch (IF)	Decode (ID)	Exec. (EX)	Mem. (ME)	WB
C1	BEQ				
C2	ADD	BEQ			
C3	SUB	ADD	BEQ		
C4	OR	SUB	ADD	BEQ	
C5	BNE	OR	SUB	ADD	BEQ
C6	AND	BNE	OR	SUB	ADD
C7	SW	AND	BNE	OR	SUB
C8	LW	SW	AND	BNE	OR
С9	ADD	(nop)	(nop)	(nop)	BNE
C10	SUB	ADD	(nop	{nop}	(nop)

Using Predict NT keeps the pipeline full when we are correct and flushes instructions when wrong (penalty = 3 for our 5-stage pipeline)





Predict Taken


- In our 5-stage pipeline as currently shown, predicting taken is not really possible because the branch target address is not computed until the EX stage and can't be passed back until the MEM stage, so we don't have the PC values even needed to predict taken
- In other architectures we may be able to know the branch target early and thus use this method, however, if we predict incorrectly we still must flush





Predicting Taken

Branch target address not available until MEM stage







Early Branch Determination

- Goal is to keep the pipeline full and avoid bubbles/stalls
- Number of bubbles/stalls introduced by control hazards (branches) depends on when we determine the outcome and target address of the branch (the earlier the better)
- Currently, these values are available in the MEM stage
- We can try to reorganize the pipeline to make the branch outcome and target address available earlier






Early Branch Determination

- By actually adding a little bit of extra HW we can move the outcome determination and target address calculation to the DECODE stage
 - Again this may cause a small increase in clock period





Reorganized 5-Stage Pipeline







Early Determination w/ Predict NT

BEQ \$a0,\$a1,L1 (NT)

L2: ADD \$s1,\$t1,\$t2

SUB \$t3,\$t0,\$s0

OR \$s0,\$t6,\$t7

BNE \$s0,\$s1,L2 (T)

L1: AND \$t3,\$t6,\$t7

SW \$t5,0(\$s1)

LW \$s2,0(\$s5)

	Fetch (IF)	Decode (ID)	Exec. (EX)	Mem. (ME)	WB
C1	BEQ				
C2	ADD	BEQ			
C3	SUB	ADD	BEQ		
C4	OR	SUB	ADD	BEQ	
C5	BNE	OR	SUB	ADD	BEQ
C6	AND	BNE	OR	SUB	ADD
C7	ADD	(nop)	BNE	OR	SUB
C8	SUB	ADD	(nop)	BNE	OR
C9	OR	SUB	ADD	(nop)	BNE
C10	BNE	OR	SUB	ADD	(nop)


Using early determination & predict NT keeps the pipeline full when we are correct and has a single instruction penalty for our 5-stage pipeline






A Look Ahead: Branch Prediction

- Currently we have a static prediction policy (NT)
- We could allow a static prediction per instruction (give a hint with the branch that indicates T or NT)
- We could allow dynamic predictions per instruction (use its run-time history)









Exercise

- Schedule the following code segment on our 5 stage pipeline assuming...
 - Full forwarding paths (even into decode stage for branches)
 - Early branch determination
 - Predict NT (no delay slots)
- Calculate the CPI from time first instruction completes until last BEQ instruction completes
- Show forwarding using arrows in the time-space diagram

```
ADD $s0,$t1,$t2
L1: LW $t3,0($s0)
SLT $t1,$t3,$t4
BEQ $t1,$zero,L1 (T, NT)
SUB $s2,$s3,$s4
ADD $s2,$s2,$s5
```

CPI = 12 clocks / 7 instrucs. = 1.71 CPI

	Fetch	Decode	Exec.	Mem.	WB
C1					
C2					
C3					
C4					
C5					
C6					
C 7					
C8					
С9					
C10					
C11					
C12					
C13					
C14					
C15					
C16					





Exercise

- Schedule the following code segment on our 5 stage pipeline assuming...
 - Full forwarding paths (even into decode stage for branches)
 - Early branch determination
 - Predict NT (no delay slots)
- Calculate the CPI from time first instruction completes until last BEQ instruction completes
- Show forwarding using arrows in the time-space diagram

```
ADD $s0,$t1,$t2
L1: LW $t3,0($s0)
SLT $t1,$t3,$t4
BEQ $t1,$zero,L1 (T, NT)
SUB $s2,$s3,$s4
ADD $s2,$s2,$s5
```

CPI = 12 clocks / 7 instrucs. = 1.71 CPI

	Fetch	Decode	Exec.	Mem.	WB
C1	ADD				
C2	LW	ADD			
C3	SLT	LW	ADD		
C4	BEQ	SLT	LW	ADD	
C5	BEQ	SLT	(nop)	LW	ADD
C6	SUB	BEQ	SLT	(nop)	LW
C 7	SUB	BEQ	(nop)	ŞLT	nop
C8	LW	(nop)	BEQ	(nop)	SLT
C9	SLT	LW	(nop)	BEQ	(nop)
C10	BEQ	SLT	LW	(nop)	BEQ
C11	BEQ	SLT	(nop)	LW	(nop)
C12	SUB	BEQ	SLT	(nop)	LW
C13	SUB	BEQ	(nop)	SLT	(nop)
C14	ADD	SUB	BEQ	(nop)	SLT
C15	N	ADD	SUB	BEQ	(nop)
C16	N+1	N	ADD	SUB	BEQ