

CprE 381 Toolflow Manual

Testing Framework

The goal of the test framework is to allow students to compare the output of their processor with that of MARS. It allows for compilation of a processor as well as the execution of various assembly programs.

Getting Started


Opening the test framework, you should see the following files present.

Name	Size	Modified
config.txt	250 bytes	Mon
CprE 381 Toolflow Manual2021.pdf	244.8 kB	30 Aug
internal	8 items	Mon
mips	5 items	30 Aug
src	47 items	Mon
SynthesisFramework.py	3.6 kB	14:12
temp	4 items	Thu
TestingFramework.py	3.6 kB	14:12
version.txt	121 bytes	30 Aug

1. Copy all the source files from your processor into the src folder. There should already be a file named tb.vhd, you do not need to edit this file, and it should not be removed.
2. Open a terminal and cd into the toolflow folder
3. Launch the testing framework using the following command: *python3*

TestingFramework.py

```
[cgeorge@co2050-14 cpre-381-toolflow-fall-2021]$ python3 TestingFramework.py
Python Path : /bin/python3
[cgeorge@co2050-14 cpre-381-toolflow-fall-2021]$ ModelSim Path : /usr/local/mentor/questasim/bin/
```



3. You will be presented with a simple GUI that shows a few options, as well as all the assembly files stored in the mips folder.

4. Selecting the checkboxes of the assembly files selects the programs that the framework will attempt to run printing the output to the command line.

Options

There are several options that the testing framework utilizes to help debug and simplify the process.

- Compile
 - o This option compiles all the files in the src folder and allows for quick modifications.
- Timeout
 - o This option specifies how long in seconds the program should run before stopping in the case of an infinite loop.
- Max Errors
 - o This options specifies the max number of mismatches between Mars and your processor that are accepted before the simulation is stopped.

Troubleshooting and FAQs

Q: I defined some types in a separate file, so now the program won't compile unless that file is compiled first. How do I fix this?

A: Then copy the entire contents of the VHDL file with the types onto the top the file with the error. Delete the types file:

```
use ieee.std_logic_1164.all;

package mytypes is
  type vector_32_array is array (0 to 31) of std_logic_vector(31 downto 0);
end mytypes;

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all
```

Q: My processor had an issue. How can I see the waveform to debug the issue?

A: There is a file "temp/vsim.wlf." This is a ModelSim waveform file. You can open it in ModelSim with file->open and setting "Files of Type" at the bottom of the window to "Log Files (*.wlf)"

Note: If you run multiple files at a time, the .wlf file will be from the last simulated assembly file.

Q: There is a specific signal I would like to look at in the waveform file that is not already there. How do I add it?

A: By default, the framework adds only the top-level signals. If you need to add additional signals, you can copy the commands to add the waves to the top of "modelsim_framework.do"

Synthesis Framework

The goal of the Synthesis Framework is for students to be able to get timing data from mapping their processors onto real hardware. This is beneficial for analyzing critical paths and ways to improve performance.

Getting Started

Before running the Synthesis Framework, please ensure that your processor works correctly in the Test Framework. The Synthesis Framework uses the VHDL files in "src." If the Test framework runs correctly, the simulation framework probably will also.

There are no options or settings in the simulation framework; you should be able to run it by running the following command: `python3 SynthesisFramework.py`. For a single cycle processor, the simulation should take around an hour to run on the lab computers and 2.5 hours to run on VDI. Please plan your time accordingly. Once the framework is complete, the results should open in Notepad, but are also in "temp/timing.txt."

Troubleshooting and FAQs

Q: My processor compiles correctly using ModelSim, but does not compile correctly here. Why is this?

A: This uses Quartus to compile VHDL instead of ModelSim, and thus has slightly different rules. The compiler errors are generally readable should point you to what the issue is.

Portability

This framework is supported for VDI on the physical computers as well as the virtual computers.

Additionally, there is a "config.txt" file that allows you to modify the file paths of the major components for custom installs.

Mentor graphics no longer offers a student version of modelsim. Instead you can download modelsim at the same time that you download Quartus Prime.

This framework has not been tested for use on Windows since it's conversion to Linux. Windows usage should still be compatible but additional modification to the files to rename the execution binaries will be required (Linux executable = modelsim, Windows executable = modelsim.exe).

For Installation on personal computes the following requirements must be met:

- Python 3.7.0 installed.
- Quartus Prime Student edition installed.