| top_sch_proj Project Status (12/14/2023 - 09:09:52) |                              |   |                               |  |  |
|---|------------------------------|---|-------------------------------|--|--|
| <b>Project File:</b>                                | cpu-project-ise.xise         | Parser Errors:                            | No Errors                     |  |  |
| Module Name:  | top_sch_proj                 | Implementation State:                     | Programming File<br>Generated |  |  |
| Target Device:                                      | xc7a100t-1fgg676             | • Errors:                                 | No Errors                     |  |  |
| Product Version:                                    | ISE 14.7                     | • Warnings:                               | 9 Warnings (0 new)            |  |  |
| Design Goal:  | Balanced                     | • Routing Results:                        | All Signals Completely Routed |  |  |
| Design Strategy:                                    | Xilinx Default<br>(unlocked) | <ul><li>Timing<br/>Constraints:</li></ul> | All Constraints Met           |  |  |
| Environment:  | System Settings              | <ul><li>Final Timing<br/>Score:</li></ul> | 0 (Timing Report)             |  |  |

| Device Utilization Summary                                      |      |           |             |         |  |
|---|------|-----------|-------------|---------|--|
| Slice Logic Utilization   | Used | Available | Utilization | Note(s) |  |
| Number of Slice Registers                                       | 167  | 126,800   | 1%          |         |  |
| Number used as Flip Flops                                       | 167  |           |             |         |  |
| Number used as Latches  | 0    |           |             |         |  |
| Number used as Latch-thrus                                      | 0    |           |             |         |  |
| Number used as AND/OR logics                                    | 0    |           |             |         |  |
| Number of Slice LUTs  | 413  | 63,400    | 1%          |         |  |
| Number used as logic  | 411  | 63,400    | 1%          |         |  |
| Number using O6 output only                                     | 348  |           |             |         |  |
| Number using O5 output only                                     | 14   |           |             |         |  |
| Number using O5 and O6  | 49   |           |             |         |  |
| Number used as ROM  | 0    |           |             |         |  |
| Number used as Memory   | 0    | 19,000    | 0%          |         |  |
| Number used exclusively as route-thrus                          | 2    |           |             |         |  |
| Number with same-slice register load                            | 0    |           |             |         |  |
| Number with same-slice carry load                               | 2    |           |             |         |  |
| Number with other load  | 0    |           |             |         |  |
| Number of occupied Slices                                       | 141  | 15,850    | 1%          |         |  |
| Number of LUT Flip Flop pairs used                              | 415  |           |             |         |  |
| Number with an unused Flip Flop                                 | 271  | 415       | 65%         |         |  |
| Number with an unused LUT                                       | 2    | 415       | 1%          |         |  |
| Number of fully used LUT-FF pairs                               | 142  | 415       | 34%         |         |  |
| Number of unique control sets                                   | 7    |           |             |         |  |
| Number of slice register sites lost to control set restrictions | 25   | 126,800   | 1%          |         |  |
| Number of bonded <u>IOBs</u>                                    | 42   | 300       | 14%         |         |  |
| Number of LOCed IOBs  | 42   | 42        | 100%        |         |  |
| Number of RAMB36E1/FIFO36E1s                                    | 2    | 135       | 1%          |         |  |
| Number using RAMB36E1 only                                      | 2    |           |             |         |  |

| Number using FIFO36E1 only             | 0    |     |    |  |
|--|------|-----|----|--|
| Number of RAMB18E1/FIFO18E1s           | 0    | 270 | 0% |  |
| Number of BUFG/BUFGCTRLs               | 1    | 32  | 3% |  |
| Number used as BUFGs                   | 1    |     |    |  |
| Number used as BUFGCTRLs               | 0    |     |    |  |
| Number of IDELAYE2/IDELAYE2_FINEDELAYs | 0    | 300 | 0% |  |
| Number of ILOGICE2/ILOGICE3/ISERDESE2s | 0    | 300 | 0% |  |
| Number of ODELAYE2/ODELAYE2_FINEDELAYs | 0    |     |    |  |
| Number of OLOGICE2/OLOGICE3/OSERDESE2s | 0    | 300 | 0% |  |
| Number of PHASER_IN/PHASER_IN_PHYs     | 0    | 24  | 0% |  |
| Number of PHASER_OUT/PHASER_OUT_PHYs   | 0    | 24  | 0% |  |
| Number of BSCANs                       | 0    | 4   | 0% |  |
| Number of BUFHCEs                      | 0    | 96  | 0% |  |
| Number of BUFRs                        | 0    | 24  | 0% |  |
| Number of CAPTUREs                     | 0    | 1   | 0% |  |
| Number of DNA_PORTs                    | 0    | 1   | 0% |  |
| Number of DSP48E1s                     | 0    | 240 | 0% |  |
| Number of EFUSE_USRs                   | 0    | 1   | 0% |  |
| Number of FRAME_ECCs                   | 0    | 1   | 0% |  |
| Number of GTPE2_CHANNELs               | 0    | 8   | 0% |  |
| Number of IBUFDS_GTE2s                 | 0    | 4   | 0% |  |
| Number of ICAPs                        | 0    | 2   | 0% |  |
| Number of IDELAYCTRLs                  | 0    | 6   | 0% |  |
| Number of IN_FIFOs                     | 0    | 24  | 0% |  |
| Number of MMCME2_ADVs                  | 0    | 6   | 0% |  |
| Number of OUT_FIFOs                    | 0    | 24  | 0% |  |
| Number of PCIE_2_1s                    | 0    | 1   | 0% |  |
| Number of PHASER_REFs                  | 0    | 6   | 0% |  |
| Number of PHY_CONTROLs                 | 0    | 6   | 0% |  |
| Number of PLLE2_ADVs                   | 0    | 6   | 0% |  |
| Number of STARTUPs                     | 0    | 1   | 0% |  |
| Number of XADCs                        | 0    | 1   | 0% |  |
| Average Fanout of Non-Clock Nets       | 4.40 |     |    |  |

| Performance Summary |                               |              |               |  |
|---------------------|-------------------------------|--------------|---------------|--|
| Final Timing Score: | 0 (Setup: 0, Hold: 0)         | Pinout Data: | Pinout Report |  |
| Routing Results:    | All Signals Completely Routed | Clock Data:  | Clock Report  |  |
| Timing Constraints: | All Constraints Met           |              |               |  |

| Detailed Reports [-] |         |            |               |                    |                 |
|----------------------|---------|------------|---------------|--------------------|-----------------|
| Report Name          | Status  | Generated  | <b>Errors</b> | Warnings           | Infos           |
| Synthesis Report     | Current | Thu Dec 14 | 0             | 9 Warnings (0 new) | 7 Infos (0 new) |

|                               |         | 09:07:29 2023               |   |   |                 |
|-------------------------------|---------|-----------------------------|---|---|-----------------|
| Translation<br>Report         | Current | Thu Dec 14<br>09:07:40 2023 | 0 | 0 | 0               |
| Map Report                    | Current | Thu Dec 14<br>09:08:27 2023 | 0 | 0 | 5 Infos (0 new) |
| Place and Route<br>Report     | Current | Thu Dec 14<br>09:08:53 2023 | 0 | 0 | 3 Infos (0 new) |
| Power Report                  |         |                             |   |   |                 |
| Post-PAR Static Timing Report | Current | Thu Dec 14<br>09:09:08 2023 | 0 | 0 | 4 Infos (0 new) |
| Bitgen Report                 | Current | Thu Dec 14<br>09:09:47 2023 | 0 | 0 | 1 Info (0 new)  |

| Secondary Reports |         |                          |  |  |
|-------------------|---------|--------------------------|--|--|
| Report Name       | Status  | Generated                |  |  |
| WebTalk Report    | Current | Thu Dec 14 09:09:49 2023 |  |  |
| WebTalk Log File  | Current | Thu Dec 14 09:09:50 2023 |  |  |

**Date Generated:** 12/14/2023 - 09:09:52