Lab 3 Project Report

Ethan Keshishian

CS M152A Lab1

Introduction:

The goal of Lab 3 is to create a vending machine by designing a finite state machine. This is done with Verilog and the Xilinx software, which helps write the code as well as generate the waveforms. A finite state machine is a machine that is always in a particular state. There are two types of finite state machines: Moore machines, where the next state only depends on the current state, and Mealy machines, where the next state depends on the current state and the input. This design has a module called vending_machine at the top level, and multiple parameters to define states. These states are handled in an always block with a case. This allows logic for each state to remain separate. Some states include S_IDLE, S_RESET, S_RELOAD, S_FIRST_DIGIT, and more. In total, this implementation uses 21 states. This is in line with the example design given in the lab document. The included testbench, testbench_105422235.v, handles multiple potential use cases for the vending machine, preventing the implementation from being buggy, crashing, or otherwise incorrectly handling input. My final implementation includes waveforms from these test cases.

Module design:

- 1. States:
 - a. S RESET:
 - Resets all values to their defaults.
 - o Refills the vending machine.
 - \circ Remains in reset as long as RESET == 1.
 - b. S_RELOAD:
 - o Refills the vending machine.
 - o Returns to S IDLE if RELOAD is no longer 1.
 - c. S_IDLE:
 - If RESET ==1, goes to S_RESET.
 - o If RELOAD ==1, goes to S_RELOAD.
 - o Otherwise, waits until CARD_IN is 1 to move to S_FIRST_DIGIT.
 - d. S FIRST DIGIT:
 - Checks if KEY_PRESS == 1. If it is.
 - Reads from ITEM_CODE and check validity. If valid, move onto S_SECOND_DIGIT. Set internal cost accordingly.
 - If not valid, go to S_INVALID.
 - o If KEY PRESS isn't 0, proceed to FD 0.
 - e. FD_0, FD_2-4:

- o 4 states for handling time between inputs.
- o Implements the same checks as S_FIRST_DIGIT. Reads from ITEM_CODE and check validity.
- O When KEY_PRESS is 1:
 - If valid, move to S_SECOND_DIGIT. Set internal cost accordingly.
 - If invalid, go to S_INVALID.
- Otherwise, proceed to the next state in the line.
- o If at the last state, FD_4, and KEY PRESS still isn't 1, go to S INVALID.

f. S SECOND DIGIT:

- o Checks if KEY_PRESS ==1. If it is:
 - Reads from ITEM_CODE and check validity. If valid, move onto S_CARD_VALIDATION and set COST.
 - If not valid, go to S_INVALID.
- o If KEY_PRESS isn't 0, proceed to SD_0.

g. SD_1-4:

- o 4 states for handling time between inputs
- o Implements the same checks as S_SECOND _DIGIT. Reads from ITEM_CODE and check validity.
- o If KEY_PRESS is 1:
 - If ITEM_CODE is valid, move to S_CARD_VALIDATION and set COST.
 - If invalid, go to S_INVALID.
- Otherwise, proceed to the next state in the line.
- o If at the last state, SD 4, and KEY PRESS still isn't 1, go to S INVALID.

h. S_CARD_VALIDATION:

- o Checks for the VALID_TRAN signal.
 - If VALID_TRAN is 1, decrements the appropriate counter if possible and moves to S SUCCESS.
 - If the counter is already empty, go to S_INVALID.
- o If VALID TRAN isn't 1, proceed to CV 1.

i. CV_1-4:

- o 4 states for handling time until card validation.
- Implements the same checks as S_CARD_VALIDATION. Checks for the VALID_TRAN signal.
 - If VALID_TRAN is 1, move to decrements the appropriate counter if possible and moves to S_SUCCESS.
 - If the counter is already 0, then proceed to S_INVALID.
 - Otherwise, proceed to the next state in the line.
- o If at the last state, CV 4, and VALID still isn't 1, go to S FAILURE.


j. S_SUCCESS:

- o If here, the transaction succeeded.
- o VEND is set to 1, then return to S_IDLE.
- k. S INVALID:

- o If here, there was an error, according to the spec.
- Set INVALID_SEL to 1, then return to S_IDLE.

1. S_FAILURE:

- o If here, card validation took too long, as described by the spec.
- Set FAILED_TRAN to 1, then return to S_IDLE.
- 2. FSM Diagram (States and transitions):



3. Testbench Design:

My testbench handles multiple cases. Here are the implemented cases:

- a. Successful transaction that begins with the digit 1.
 - o This is the case where a cheaper purchase is made, and COST is set to \$2.
- b. Successful transaction that begins with the digit 2.
 - o This is the case where a pricier purchase is made, and COST is set to \$5.
- c. It took too long to press the first digit.
 - Occurs when the FD_4 state is reached without KEY_PRESS beings set to 1. The INVALID_SEL flag should be set.
- d. It took too long to press the second digit.
 - Occurs when the SD_4 state is reached without KEY_PRESS beings set to 1. The INVALID_SEL flag should be set.
- e. Bad input for first digit.
 - o In this case, a digit is inputted that is not equal to 1 or 2. The INVALID_SEL output should be set to 1.
- f. Bad input for second digit.
 - o In this case, a digit is inputted that is not between 0 and 4. The INVALID_SEL output should be set to 1.
- g. Card is declined.
 - o In this case, the input is correct, but VALID_TRAN is never set. The timer should run out, and the FAILED_TRAN should be set to 1.
- h. Finishing an item from a vending machine.
 - \circ In this case, the same item is purchased 10 times. It accurately reflects this in the counter.
 - An eleventh purchase is made, but in this case, there is no inventory left, and the INVALID_SEL output should be set to 1. VEND should not be set to 1.
- i. Attempting to reload when not in S_IDLE.
 - o In this case, a reload is attempted when not in idle.
 - o RELOAD is set to 1 while the current state is S_FIRST_DIGIT, and nothing should happen.
- j. Successful reload.
 - o In this case, RELOAD is set to 1 while the current state is S_IDLE. The reload should reset the counter for the empty item from the previous case.
- k. Resetting halfway through a transaction.
 - o In this case, the machine is reset in the middle of the transaction, and the transaction does not complete.
- 1. Multiple purchases without removing card.
 - o In this case, after each transaction completes, S_IDLE is quickly exited and the same card is used for another transaction. Expected behavior is to have VEND be set to 1 for each transaction.

4. Waveforms:



5. Design Summary

| Design Summary | | | | | | | | | |
|--|---|---|---|--|--|---------------------------------------|---|-------------|---|
| | | | 761 | nding_machine Project Status (05/23/2021 - 09: | 27:58) | | | | |
| | lab3.xise | | | Parser Errors: | | | No Errors | | |
| | vending_machine | | | Implementation State: • Errors: | | | Placed and Routed | | |
| Target Device: | nofislx16-3csg324 | | | | | | No Errors | | |
| Product Version: | ISE 14.7 | | | Warnings: | | | 17 Warnings (17 new) | | |
| | Balanced | | | Routing Results: | | | | | |
| - 1 | | | | | | | All Signals Completel | y rovues | |
| Design Strategy: | Kilinx Default (unlocked) | | | Timing Constraints: | | | All Constraints Met | | |
| Environment: | System Settings | | | Final Timing Score: | | | 0 (Timing Report) | | |
| | -, | | | | | | - (| | |
| | | | Device | Utilization Summary | | | | | |
| Slice Logic Utilization | | | | | Used | Ava | ilable | Utilization | Note(s) |
| Number of Slice Registers | | | | | | 59 | 18,224 | 1% | |
| Number used as Flip Flops | | | | | | 5 | | | |
| Number used as Latches | | | | | | 54 | | | |
| Number used as Latch-thrus | | | | | | 0 | | | |
| Number used as AND/OR logics | | | | | | 0 | | | |
| Number of Slice LUTs | | | | | | 118 | 9,112 | 1% | |
| Number used as logic | | | | | | 117 83 | 9,112 | 1% | |
| Number using O6 output only | | | | | | 0 | | | |
| Number using O5 output only Number using O5 and O6 | | | | | | 34 | | | |
| Number used as ROM | | | | | | 0 | | | |
| Number used as Memory | | | | | | 0 | 2,176 | 0% | |
| Number used exclusively as route-thrus | | | | | | 1 | 2,110 | 979 | |
| Number with same-slice register load | | | | | | 1 | | | |
| Number with same-slice carry load | | | | | | 0 | | | |
| Number with other load | | | | | | 0 | | | |
| Number of occupied Slices | | | | | | 49 | 2,278 | 2% | |
| Number of MUXCYs used | | | | | | 0 | 4,556 | 0% | |
| Number of LUT Flip Flop pairs used | | | | | | 128 | | | |
| Number with an unused Flip Flop | | | | | | 70 | 128 | 54% | |
| Number with an unused LUT | | | | | | 10 | 128 | 7% | |
| Number of fully used LUT-FF pairs | | | | | | 48 | 128 | 37% | |
| Number of unique control sets | | | | | | 14 | | | |
| Number of slice register sites lost to control set restrictions | | | | | | 53 | 18,224 | 1% | |
| Number of bonded IOBs | | | | | | 15 | 232 | 6% | |
| IOB Latches | | | | | i | 6 | | | |
| Number of RAMB16BWERs | | | | | | 0 | 32 | 0% | |
| Number of RAMBSBWERs | | | | | 0 | 64 | 0% | | |
| Number of BUF102/BUF102_2CLKs | | | | | | 0 | 32 | 0% | |
| Number of BUFIO2FB_BUFIO2FB_2CLKs | | | | | | 0 | 32 | 0% | |
| Number of BUFG/BUFGMUXs | | | | | | 1 | 16 | 6% | |
| Number used as BUFGs | | | | | | 1 | | | |
| Number used as BUFGMUX | | | | | | 0 | | | |
| Number of DCM/DCM_CLKGENs | | | | | | 0 | 4 | 0% | |
| Number of ILOGIC2/ISERDES2s | | | | | 0 | 248 248 | 0% | | |
| Number of IODELAY210DRP210DRP2_MCBs | | | | | | 4 | 248 | 0% 2% | |
| Number of OLOGIC2/OSEDES2's Number used as OLOGIC2's | | | | | 6 | 240 | 279 | | |
| Number used as OSERDES2s | | | | | | 0 | | | |
| Number of BSCANs | | | | | | 0 | 4 | 0% | |
| Number of BUFHs | | | | | | 0 | 128 | 0% | |
| Number of BUFPLLs | | | | | | 0 | 8 | 0% | |
| Number of BUFPLL_MCBs | | | | | | 0 | 4 | 0% | |
| Number of DSP48A1s | | | | | | 0 | 32 | 0% | |
| Number of ICAPs | | | | | | 0 | 1 | 0% | |
| Number of MCBs | | | | | | 0 | 2 | 0% | |
| Number of PCILOGICSEs | | | | | | 0 | 2 | 0% | |
| Number of PLL_ADVs | | | | | | 0 | 2 | 0% | |
| Number of PMVs | | | | | | 0 | 1 | 0% 0% | |
| Number of STARTUPs Number of SUSPEND, SVNCs | | | | | - | 0 | 1 | 0% | |
| Number of SUSPEND_SYNCs Average Fanout of Non-Clock Nets | | | | | | 4.02 | 1 | 076 | |
| | | | | | | | | | |
| | | | Perfe | rmance Summary | | | | | |
| Final Timing Score: | | 0 (Setup: 0, Hold: 0) | | | | | Pinout Data: | 1 | inout Report |
| Routing Results: | | All Signals Completely Routed | d | | | | Clock Data: | | Clock Report |
| | | All Constraints Met | | | | | | | |
| | | | | stalled Denous | | | | | |
| | | | | etailed Reports | l r | Errors \\ | Varnings | | infos |
| Timing Constraints: | | iratur Ic | | | | | *************************************** | | |
| Timing Constraints: Report Name | s | | Generated | 1 | | le le | | | |
| Timing Constraints: Report Name Synthesis Report | S | Current S | Generated Jun May 23 09:27:00 202 | | 0 | 0 | 1 | |) |
| Timing Constraints: Report Name Synthesis Report Translation Report | S | Current S Current S | Generated Jun May 23 09:27:00 202 Jun May 23 09:27:23 202 | 11 | 0 | 0 | 7 Warnings (17 news) | |) S Infos (O new) |
| Timing Constraints: Report Name Symbosis Report Transitions Report Gig Report | S C C | Current S Current S Current S | Generated Jun May 23 09:27:00 202 Jun May 23 09:27:23 202 Jun May 23 09:27:40 202 | 11 | 0 0 | 0 0 | 7 Warnings (17 new) | |) 5 Infos (0 new) 5 Infos (0 new) |
| Timing Constraints: Report Name Synthesia Report Timulation Report Insulation Report Ing. Report Line and Route Report | S C C | Current S Current S Current S Current S Current S | Generated Sun May 23 09:27:00 202 Sun May 23 09:27:23 202 Sun May 23 09:27:40 202 Sun May 23 09:27:50 202 | 11 | 0 | 0 0 | 7 Warnings (17 new) | | Infos (0 new) |
| Emport Name Typithrass Report Tassification Tass | s s c c c c c c c c c c c c c c c c c c | Current S Current S Current S Current S Current S | Generated Jun May 23 09:27:00 202 Jun May 23 09:27:23 202 Jun May 23 09:27:40 202 | 11 | 0 0 0 | 0 0 | 7 Warnings (17 new) | | Infos (0 new) |
| Expert Name Underson Report Underson Report Upp Report Up Report Up Report Verson Report Verson Report Verson Report Verson Report Verson Report | s s c c c c c c c c c c c c c c c c c c | Current S Current S Current S Current S Current S | Generated Sun May 23 09:27:00 202 Sun May 23 09:27:23 202 Sun May 23 09:27:40 202 Sun May 23 09:27:50 202 | 11 | 0 0 0 | 0 0 | 7 Warnings (17 new) | | |
| Timing Constraint: Depart Name Underson Report Timinations Report July Report Timinations Report Town Report | s c | Current S Current S Current S Current S Current S | Generated from May 23 09-27:00 202 from May 23 09-27:23 202 from May 23 09-27:40 202 from May 23 09-27:40 202 from May 23 09-27:50 202 from May 23 09-27:57 202 | 11 11 11 | 0 0 0 0 | 0 0 0 | 7 Warnings (17 new) | | Infos (0 new) |
| Expert Name Synthesis Report From Propert From Propert From Propert From Propert From Propert From And Propert From Propert | s c | Current S Current S Current S Current S Current S | Generated from May 23 09-27:00 202 from May 23 09-27:23 202 from May 23 09-27:40 202 from May 23 09-27:40 202 from May 23 09-27:50 202 from May 23 09-27:57 202 | II | 0 0 0 0 | 0 0 0 | 7 Warnings (17 new) | | Infos (0 new) Infos (0 new) |
| Timing Constraints: Report Name Symbosis Report Translation Report | s c | Current S Current S Current S Current S Current S | Generated from May 23 09-27:00 202 from May 23 09-27:23 202 from May 23 09-27:40 202 from May 23 09-27:40 202 from May 23 09-27:50 202 from May 23 09-27:57 202 | 11 11 11 | 0 0 0 | C C C C C C C C C C | 7 Warnings (17 new) | Generate | Infos (0 new) Infos (0 new) |

6. Map Summary:

Map Report

Sun May 23 10:55:32 2021

Release 14.7 Map P.20131013 (lin64)

Xilinx Mapping Report File for Design 'vending_machine'

Design Information

Command Line : map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off

-ol

 $\label{limits} \mbox{high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir}$

off

-pr off -lc off -power off -o vending machine map.ncd vending machine.ngd

vending machine.pcf

Target Device : xc6slx16

Target Package : csg324

Target Speed : -3

Mapper Version : spartan6 -- \$Revision: 1.55 \$

Mapped Date : Sun May 23 10:53:43 2021

Design Summary

Number of errors: 0

Number of warnings: 17

Slice Logic Utilization:

Number of Slice Registers: 59 out of 18,224 1%

Number used as Flip Flops: 5

Number used as Latches: 54

Number used as Latch-thrus: 0

Number used as AND/OR logics: 0

Number of Slice LUTs: 118 out of 9,112 1%

Number used as logic: 118 out of 9,112 1%

Number using 06 output only: 84

Number using O5 output only: 0

Number using O5 and O6: 34

Number used as ROM:

Number used as Memory: 0 out of 2,176 0%

Slice Logic Distribution:

| Number of occupied Slices: | 45 c | out of | 2,278 | 1% |
|-------------------------------------|------|--------|--------|-----|
| Number of MUXCYs used: | 0 0 | out of | 4,556 | 0% |
| Number of LUT Flip Flop pairs used: | 128 | | | |
| Number with an unused Flip Flop: | 69 c | out of | 128 | 53% |
| Number with an unused LUT: | 10 c | out of | 128 | 7% |
| Number of fully used LUT-FF pairs: | 49 c | out of | 128 | 38% |
| Number of unique control sets: | 15 | | | |
| Number of slice register sites lost | | | | |
| to control set restrictions: | 61 c | out of | 18,224 | 1% |

A LUT Flip Flop pair for this architecture represents one LUT paired with $% \left(1\right) =\left(1\right) +\left(1\right) +$

one Flip Flop within a slice. A control set is a unique combination of clock, reset, set, and enable signals for a registered element.

The Slice Logic Distribution report is not meaningful if the design is over-mapped for a non-slice resource or if Placement fails.

IO Utilization:

| Number of bonded IOBs: | 15 | out | of | 232 | 6% |
|--|----|-----|----|-----|----|
| IOB Latches: | 6 | | | | |
| | | | | | |
| Specific Feature Utilization: | | | | | |
| Number of RAMB16BWERs: | 0 | out | of | 32 | 0% |
| Number of RAMB8BWERs: | 0 | out | of | 64 | 0% |
| Number of BUFIO2/BUFIO2_2CLKs: | 0 | out | of | 32 | 0% |
| Number of BUFIO2FB/BUFIO2FB_2CLKs: | 0 | out | of | 32 | 0% |
| Number of BUFG/BUFGMUXs: | 1 | out | of | 16 | 6% |
| Number used as BUFGs: | 1 | | | | |
| Number used as BUFGMUX: | 0 | | | | |
| Number of DCM/DCM_CLKGENs: | 0 | out | of | 4 | 0% |
| Number of ILOGIC2/ISERDES2s: | 0 | out | of | 248 | 0% |
| Number of IODELAY2/IODRP2/IODRP2 MCBs: | 0 | out | of | 248 | 0% |

| Number of OLOGIC2/OSERDES2s: | 6 out of | 248 | 2% |
|------------------------------|----------|-----|----|
| Number used as OLOGIC2s: | 6 | | |
| Number used as OSERDES2s: | 0 | | |
| Number of BSCANs: | 0 out of | 4 | 0% |
| Number of BUFHs: | 0 out of | 128 | 0% |
| Number of BUFPLLs: | 0 out of | 8 | 0% |
| Number of BUFPLL_MCBs: | 0 out of | 4 | 0% |
| Number of DSP48A1s: | 0 out of | 32 | 0% |
| Number of ICAPs: | 0 out of | 1 | 0% |
| Number of MCBs: | 0 out of | 2 | 0% |
| Number of PCILOGICSEs: | 0 out of | 2 | 0% |
| Number of PLL_ADVs: | 0 out of | 2 | 0% |
| Number of PMVs: | 0 out of | 1 | 0% |
| Number of STARTUPs: | 0 out of | 1 | 0% |
| Number of SUSPEND_SYNCs: | 0 out of | 1 | 0% |

Average Fanout of Non-Clock Nets: 4.02

Peak Memory Usage: 762 MB

Total REAL time to MAP completion: 5 secs

Total CPU time to MAP completion: 5 secs

Table of Contents

Section 1 - Errors

Section 2 - Warnings

Section 3 - Informational

Section 4 - Removed Logic Summary

Section 5 - Removed Logic

Section 6 - IOB Properties

Section 7 - RPMs

Section 8 - Guide Report

Section 9 - Area Group and Partition Summary

Section 10 - Timing Report

Section 11 - Configuration String Information

Section 12 - Control Set Information

Section 13 - Utilization by Hierarchy

Section 1 - Errors

Section 2 - Warnings

WARNING: PhysDesignRules: 372 - Gated clock. Clock net

current_state[5]_PWR_94_o_Select_712_o is sourced by a combinatorial
pin.

This is not good design practice. Use the CE pin to control the loading of

data into the flip-flop.

WARNING: PhysDesignRules: 372 - Gated clock. Clock net

current_state[5]_PWR_46_o_Select_616_o is sourced by a combinatorial pin.

This is not good design practice. Use the CE pin to control the loading of

data into the flip-flop.

WARNING: PhysDesignRules: 372 - Gated clock. Clock net _n2384 is sourced by a

combinatorial pin. This is not good design practice. Use the CE pin to control the loading of data into the flip-flop.

WARNING: PhysDesignRules: 372 - Gated clock. Clock net

current_state[5]_PWR_22_o_Select_568_o is sourced by a combinatorial
pin.

This is not good design practice. Use the CE pin to control the loading of

data into the flip-flop.

WARNING: PhysDesignRules: 372 - Gated clock. Clock net

current_state[5]_PWR_142_o_Select_808_o is sourced by a combinatorial
pin.

This is not good design practice. Use the CE pin to control the loading of

data into the flip-flop.

WARNING: PhysDesignRules: 372 - Gated clock. Clock net

current_state[5]_PWR_190_o_Select_904_o is sourced by a combinatorial pin.

This is not good design practice. Use the CE pin to control the loading of

data into the flip-flop.

WARNING: PhysDesignRules: 372 - Gated clock. Clock net

current_state[5]_PWR_118_o_Select_760_o is sourced by a combinatorial
pin.

This is not good design practice. Use the CE pin to control the loading of

data into the flip-flop.

WARNING: PhysDesignRules: 372 - Gated clock. Clock net

current_state[5]_PWR_70_o_Select_664_o is sourced by a combinatorial
pin.

This is not good design practice. Use the CE pin to control the loading of

data into the flip-flop.

WARNING: PhysDesignRules: 372 - Gated clock. Clock net

current_state[5]_PWR_6_o_Select_536_o is sourced by a combinatorial pin. This

is not good design practice. Use the CE pin to control the loading of $\ensuremath{\mathsf{data}}$

into the flip-flop.

WARNING: PhysDesignRules: 372 - Gated clock. Clock net _n2385 is sourced by

combinatorial pin. This is not good design practice. Use the CE pin to control the loading of data into the flip-flop.

WARNING:PhysDesignRules:372 - Gated clock. Clock net _n2383 is sourced by a

combinatorial pin. This is not good design practice. Use the CE pin to control the loading of data into the flip-flop.

WARNING: PhysDesignRules: 372 - Gated clock. Clock net

current_state[5]_PWR_238_o_Select_1000_o is sourced by a combinatorial
pin.

This is not good design practice. Use the CE pin to control the loading of

data into the flip-flop.

WARNING: PhysDesignRules: 372 - Gated clock. Clock net

current_state[5]_PWR_214_o_Select_952_o is sourced by a combinatorial
pin.

This is not good design practice. Use the CE pin to control the loading of

data into the flip-flop.

WARNING: PhysDesignRules: 372 - Gated clock. Clock net

current_state[5]_PWR_166_o_Select_856_o is sourced by a combinatorial
pin.

This is not good design practice. Use the CE pin to control the loading of

data into the flip-flop.

WARNING: PhysDesignRules: 372 - Gated clock. Clock net

current_state[5]_PWR_13_o_Select_550_o is sourced by a combinatorial
pin.

This is not good design practice. Use the CE pin to control the loading of

data into the flip-flop.

WARNING: PhysDesignRules: 372 - Gated clock. Clock net

current_state[5]_PWR_3_o_Select_530_o is sourced by a combinatorial pin. This

is not good design practice. Use the CE pin to control the loading of data

into the flip-flop.

WARNING: PhysDesignRules: 372 - Gated clock. Clock net

current_state[5]_PWR_257_o_Select_1038_o is sourced by a combinatorial
pin.

This is not good design practice. Use the CE pin to control the loading of

data into the flip-flop.

```
Section 3 - Informational
_____
INFO: MapLib: 562 - No environment variables are currently set.
INFO:LIT:244 - All of the single ended outputs in this design are using
  rate limited output drivers. The delay on speed critical single ended
outputs
  can be dramatically reduced by designating them as fast outputs.
INFO: Pack: 1716 - Initializing temperature to 85.000 Celsius. (default -
Range:
  0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 1.140 Volts. (default - Range:
1.140 to
  1.260 Volts)
INFO: Map: 215 - The Interim Design Summary has been generated in the MAP
Report
  (.mrp).
INFO:Pack:1650 - Map created a placed design.
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
_____
Section 6 - IOB Properties
-----
+-----
----+
| IOB Name
                              | Type
                                              | Direction | IO
Standard | Diff | Drive | Slew | Reg (s) | Resistor |
IOB |
                                              | Delay |
| Term | Strength | Rate |
```

| + | | | | |
|--------------------------|---|----|-----------------------------------|---|
| + | | | | |
| CARD_IN LVCMOS25 | I | I | IOB | I |
| CLK LVCMOS25 | I | I | IOB | I |
| COST<0> LVCMOS25 | I | 12 | IOB OUTPUT SLOW OLATCH | I |
| COST<1> LVCMOS25 | I | 12 | IOB OUTPUT SLOW OLATCH | I |
| COST<2> LVCMOS25 | I | 12 | IOB OUTPUT SLOW OLATCH | I |
| FAILED_TRAN LVCMOS25 | I | 12 | IOB OUTPUT SLOW OLATCH | I |
| INVALID_SEL LVCMOS25 | I | 12 | IOB OUTPUT SLOW OLATCH | I |
| ITEM_CODE<0> LVCMOS25 | I | I | IOB INPUT | I |
| ITEM_CODE<1> LVCMOS25 | I | I | IOB INPUT | I |
| ITEM_CODE<2> LVCMOS25 | I | I | IOB INPUT | I |
| KEY_PRESS LVCMOS25 | I | I | IOB INPUT | I |

| RELOAD LVCMOS25

| RESET LVCMOS25

| VALID_TRAN LVCMOS25 | 1 | 1 | IOB | I | IN | NPUT | 1 | |
|------------------------|----------------|-----------|-----------|-------------|----|------|---|---|
| | ı | ı | ı | I | | ı | | |
| VEND | 1 | . 10 | | W OI DECI | | | I | |
| LVCMOS25 | I | 12 | SLO | W OLATCH | | I | | ı |
| + | | | | | | | | |
| + | | | | | | | | |
| | | | | | | | | |
| Section 7 - RE | PMs | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| Section 8 - Gu | ıide Report | | | | | | | |
| C | | | | | | | | |
| Guide not run | on this desig | gn. | | | | | | |
| Section 9 - An | rea Group and | Partitio | n Summary | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| Partition Impl | lementation St | tatus | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| No Partitior | ns were found | in this | design. | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| Area Group Inf | formation | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| No area grou | ups were found | d in this | design. | | | | | |
| | | | | | | | | |
| | | | | | | | | |

```
Section 10 - Timing Report
```

A logic-level (pre-route) timing report can be generated by using Xilinx static

timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the

mapped NCD and PCF files. Please note that this timing report will be generated

using estimated delay information. For accurate numbers, please generate a timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing Analyzer Reference Manual; for more information about TRCE, consult the Xilinx

Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details

Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information

Use the "-detail" map option to print out Control Set Information.

Section 13 - Utilization by Hierarchy

Use the "-detail" map option to print out the Utilization by Hierarchy section.

Conclusion:

Overall, my implementation uses a top module and states to build the vending machine. It outputs four variables, as described above. The design details indicate that there isn't too many resources being used, but there are a couple warning that might warrant looking into, though they have no effect on the waveforms, which are displaying accurately. There were multiple difficulties I ran into with the project. I initially wanted to implement a counter instead of using multiple states, but this ran into undefined behavior. Using multiple states resulted in simpler and

more readable code. Another thing I learned to use were tasks, since they simplified the code tremendously. Maybe learning about tasks can be added to the course, since I enjoyed using them and found them extremely helpful. Overall, I really enjoyed the project, and found myself learning a lot from overcoming challenges like these.