Lab 1 Project Report

Ethan Keshishian CS M152A Lab1

Introduction:

The goal of Lab 1 is to convert a 13 bit two's complement input into the equivalent floating point output. This is done with Verilog, to implement this with hardware. The design accepts a 13 bit variable D, and outputs the MSB S, the exponent E, and the significand (or mantissa) F, which are one bit, 3 bits, and 5 bits, respectively. My design uses a top module with some always blocks that calculate the output while handling edge cases. Edge cases are handled by unit tests in the testbench. The program is implemented into hardware design, and the final design is error-free.

Module design:

The module is built to convert 13 bit binary input to the equivalent floating point encoding. The module accepts input D[12:0] and outputs the MSB S, the exponent E, and the significand (or mantissa) F, which are one bit, 3 bits, and 5 bits, respectively.

Since S depends only on the most significant bit, the module first checks what the MSB is and outputs it as S. This is equivalent to D[12] in Verilog. This is within its own always block.

The next section of the module is an always block that uses the MSB to determine if the input should be inverted. If the MSB is 0, the input is positive and no conversion is necessary. If the MSB is 1, the input is negative, and the input is inverted and incremented by 1. The resulting value in either case is stored in the "converted" register variable. There is an edge case here if the input is 13'b1_0000_0000_0000; converting this value would return 13'b1_0000_0000_0000, the same value. This edge case is handled explicitly by setting the converted register to 13'b0_1111_1111_1111, which is handled correctly by the next always block. Trying to directly set E and F would have resulted in a race condition.

The next section is the final section that handles the output of E and F. This always block is one section because of possible edge cases, and because handling rounding can alter E and F. First, the number of leading zeros are counted with a for loop, and stored in the leading Zeros register. If the number of leading zeros is greater than 7, then no rounding is necessary, and E is set to 0 and F is the final 5 bits of the converted register. Otherwise, rounding is necessary. E is set based on the number of leading zeros and F is set based on the next 5 values. If the next (6th) bit is 0, this is the final output. If it is 1, then F is incremented. However, if F is the maximum value of 11111, then it is incremented and shifted right by 1, and E is incremented. However, if E is the max value, the final output for E and F are set to their respective largest values. This is handled in the block with nested if statements.

Testbench design:

My testbench unit tests the module by passing multiple different inputs for D. Within these test cases, I have typical inputs and edge cases. The edge cases include testing the case 13'b1_0000_0000_0000, 13'b1_0000_0000_0001 (which becomes 1_1111_1111_1111 after conversion), etc. The module waits before testing each value by 100 time units. I confirmed that the module was working correctly by examining the waveform output, which is provided below.

Conclusion:


Overall, my implementation uses three always blocks that are in charge of handling different sections of the conversion. It outputs S, E, and F, while also handling potential rounding errors that may occur. There were multiple difficulties I ran into with the project. I had trouble understanding how always blocks worked, and ended up having conflicts within each block. While my completed program displayed the correct waveform output, when I tried to create the hardware implementation, there were new errors. This is because there are errors that are specific to the hardware implementation, which was a surprise to me. An example of this is the loop which counts the number of leading zeros. At first, I had the loop as a while loop, but it wouldn't compile. Verilog requires a set number of iterations per loop, so I had to refactor my code into a for loop and obtain the correct values a different way. Another problem I ran into was dealing with the first edge case 13'b1_0000_0000_0000. I was trying to set E and F directly in this case, but because I factored my code into multiple always blocks, this was causing a race condition. I had to use a clever workaround by setting the converted register directly to 13'b0_1111_1111_11111, which is correctly handled. Overall, I enjoyed the project, and found myself learning a lot from the challenges I faced.

ISE Design Overview Summary Report:

		FPCVT Project Status (04/08/2021 - 08:11:14	s (04/08/2021 - 08:11:14)						
							No Errors		
	FPCVT		Implementation State:			Placed and Routed			
Target Device:	Monthly Stage		• Errors:			No Errors			
Product Version:	ISE 14.7		Warnings:	Warnings:			19 Warnings (13 new)		
Design Goal:	Balanced • Routing Results:			All Signals Compl			tely Routed		
Design Strategy:	Xilinx Default (unlocked) - Timing Constraints:								
Environment:	System Settings - Final Timing Score:				0 (Timing Report)				
No. Lord Philippin		Devi	ice Utilization Summary	15.1		1.11.	Talliand or	Vessel	
Slice Logic Utilization				Used		lable	Utilization	Note(s)	
Sumber of Slice Registers Number used as Flip Flops					13	18,224	19	•	
					12				
Number used as Latches Number used as Latch-thrus					13				
Number used as AND OR logics					0				
Number used as AND OR logics Sumber of Slice LUTs						0.112	15		
Number used as logic					94 9,112 94 9,112		15		
Number using 06 output only					65	9,112		1	
Number using O5 output only Number using O5 output only					12			<u> </u>	
Number using 0.5 and 06					17				
Number used as ROM					0				
Number used as Memory					0	2,176	05	6	
Number of occupied Slices					36	2,278	15		
Sumber of MUXCYs used					16	4,556	15		
Number of LUT Flip Flop pairs used					16 4,556 98				
Number with an unused Flip Flop				<u> </u>	85	98	861	4	
Number with an unused LUT					85 98 4 98		45		
Number of fully used LUT-FF pairs					9 98		95		
Number of unique control sets					1	70	-	1	
Number of slice register sites lost						18,224	15		
Numerical States regularization and to control and restrictions					3				
Number of bonded IOBs					22 232		95		
Number of RAMB16BWERs					0 32				
Number of RAMBSBWERs					0 64				
Number of BUF102_BUF102_2CLKs					0 32		05		
Number of BUFIO2FB BUFIO2FB_2CLKs					0	32	05		
Number of BUFG BUFGMUXs					0 16		05		
Number of DCM DCM_CLKGENs					0 4		05		
Number of ILOGIC2/ISERDES2a					0 248		05		
Number of IODELAY2 NODRP2 NODRP2_MCBs					0	248			
Number of OLOGIC2: OSERDES2s					0 248				
Number of BSCANs					0 4		09		
Number of BUFHs					0	128	05	1	
Number of BUFHs					0	128	05	6	
Number of BUFFLLs				0 5		8	05		
Number of BUPPLL_MCBs					0		05		
Sumber of DSP48A1s					0 3		01	6	
Sumber of ICAPs					0	1	05		
Number of MCBs					0	2	05		
Sumber of PCILOGICSEs					0	2	05	6	
Sumber of PLL_ADVs					0	2	05	6	
Number of PMVs				i e	0	1	05	6	
Number of STARTUPs					0	1	05		
	SUSPEND_SYNCs				0		05		
Number of SUSPEND_SYNCs					0				
Number of SUSPEND_SYNCs					3.72	1			
Number of SUSPEND_SYNCs					3.72	1			
Number of SUSPEND_SYNCs Average Fanout of Nos-Clock Nets			erformance Summary		3.72	1			
Number of SUSPEND_STINGs Average Fanout of Non-Clock Nets Final Timing Score:	0 (Setup: 0	, Hold: 0)	erformance Summary		3.72	Pinout Data:		Pinout Report	
Number of SUSPEND_SYNCs iverage Fances of Non-Clock Nets Final Timing Score: Routing Results:			reformance Summary		3.72	Pinout Data: Clock Data:		Pinout Report Clock Report	
immber of SUSPEND_SYNCs overage Fanour of Non-Clock Nets linal Timing Score: touting Results:		, Hold: 0)	erformance Summary		3.72			Pinout Report	
immber of SUSPEND_SYNCs overage Fanour of Non-Clock Nets linal Timing Score: touting Results:		Hold: 0) Completely Routed			3.72			Pinout Report	
immber of SUSPEND, STING strange Francisco lead Timing Score: leading Results: liming Constraints:	All Signals	, Hold: 0) Completely Routed	reformance Summary Detailed Reports			Clock Data:		Pinout Report Clock Report	
unimber of \$1.03FRXD_\$7NXc verage France TNear-Clock Nen lind Timing Score: scaring Results: liming Constraints:	All Signals	, Hold: (0) Completely Routed	Detailed Reports		rors Wa	Clock Data:		Pinout Report Clock Report	
imber of SIPSEND_STNCs irrang Facott of Nosc Check Note linal Timing Sover: sterling Remain iming Constraints: iming Constraints: iming Constraints: iming Americants SPORT	All Signals States Current	, Hold: (1) Completely Routed Generated Thu Apr 8 08: 06:31	Detailed Reports		rors Wa	Clock Data:		Clock Report	
was described to the control of the	All Signals States Current Current	Hold: 0) Completely Routed Generated Thu Agr 8 08:06-31 Thu Agr 8 08:10-32	Detailed Reports 2021		rors Wa	Clock Data:		Clock Report Info: 1 Info (1 new) 0	
Samber of STANCS Strong Fland Timing Server Fland Timing Server Fland Timing Server Flanding Results: Flanding Constraints: Unper Name Synthesis Report Franchises Report Franchises Report	All Signals States Current Current Current	Hold: 0) Completely Routed Generated Thu Apr 8 08:06-31 Thu Apr 8 08:10-52 Thu Apr 8 08:11-52	Detailed Reports 2021 2021 2021		rors Wa	Clock Data:		Clock Report Infos 1 Info (1 new) 0 6 Infos (6 new)	
limiter of SI/SPND_SINCs verage Fanot of Plos Clock Nes limit Timing Sever: acting Results: liming Contraints: tapper Name vulniss Report tapper limiter Report tap Peport tap Peport tap Peport tap Report tap Report tap Report	All Signals States Current Current	Hold: 0) Completely Routed Generated Thu Agr 8 08:06-31 Thu Agr 8 08:10-32	Detailed Reports 2021 2021 2021		rors Wa	Clock Data:		Clock Report Info: 1 Info: (1 new) 0	
Vanaber of SVENSEND SYNCS Front Timing Source Front Timing Constraints: Employ Constraints: Report Name Front Timing Report Timing Hope Front Front Lines Report Front Engent Front Eng	All Signals States Current Current Current	Hold: 0) Completely Routed	Detailed Reports 20021 20021 20021 20021 20021		rors Wa	Clock Data:		Infe Infe	
Vaniser of SVIPSEND SVINCY brough Facust of Nos Circk Nes Final Timing Severe Besting Results Timing Centralists Timing Deport	All Signals Status Current Current Current Current Current	Hold: 0) Completely Routed Generated Thu Apr 8 08:06-31 Thu Apr 8 08:10-52 Thu Apr 8 08:11-52	Detailed Reports 20021 20021 20021 20021 20021		rors Wa	Clock Data:		Clock Report Infos 1 Info (1 new) 0 6 Info (6 new)	
Samber of SUPEND, STNCs Verrage Famout of Nos Clock Nes Fland Timing Seere: Reducting Serveit: Iming Centralate: Report Name Variables: Report Name Variables: Report Report Report Report Report Verrage of Popert Verrage Popert Verrag	All Signals Status Current Current Current Current Current	Hold: 0) Completely Routed	Detailed Reports 20021 20021 20021 20021 20021		rors Wa	Clock Data:		Infe Infe	
Samber of SUPEND, STNCs Verrage Famout of Nos Clock Nes Fland Timing Seere: Reducting Serveit: Iming Centralate: Report Name Variables: Report Name Variables: Report Report Report Report Report Verrage of Popert Verrage Popert Verrag	All Signals Status Current Current Current Current Current	Hidds (9) Generated The Age \$6.00-52 The Age \$6.00-52 The Age \$6.00-52 The Age \$6.01-52 The Age \$6.01-52 The Age \$6.01-52 The Age \$6.01-52	Detailed Reports 20021 20021 20021 20021 20021		rors Wa	Clock Data:		Panour Rappert Clock Rappert Infer I Info (I new) 0 6 Info (6 new) 2 Info (2 new)	
	All Signals Status Current Current Current Current Current	Hidds (9) Generated The Age \$6.00-52 The Age \$6.00-52 The Age \$6.00-52 The Age \$6.01-52 The Age \$6.01-52 The Age \$6.01-52 The Age \$6.01-52	Detailed Reports 2021 2021 2021 2021 2021 2021	© 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	rors Wa	Clock Data:		Passet Report	

Date Generated: 04/08/2021 - 08:43:30

Simulation Output:



Hand-drawn Design Schematic:

