# **CS151B Winter 2022**

Discussion(week 4)

CS151B Teaching Team

## Agenda

- 1. Logistics
- 2. Datapath and control review
- 3. Practice (datapath control)
- 4. Q&A (if time allows)

### Logistics

HW 4 due **Friday (Jan 28, 2022)** 11:59PM


Midterm is next Wednesday (Feb 2nd, 2022), 10 - 11:50 AM

- Online exam is proctored via Zoom.
- You are required to keep your video on during the entire duration of the exam.
- Exam is open book, open notes, but **no collaboration** is allowed
- If you have technical difficulties, please let us know as soon as possible

PLEASE READ THE QUESTIONS CAREFULLY !! NO TLDR!!!


Cheating is not allowed, we take academic honesty very seriously

### Our simple computation flow




This will be the basis for our pipeline design in the coming weeks

## Simple datapath with control unit



## Simple datapath with control unit



#### MIPS instruction formats-revisited

Туре	31	26	25	21	20	16	15	11	10	06	05	00
R-Type	opcode		\$rs		\$rt		\$rd		sham	t	funct	
І-Туре	opcode		\$rs		\$rt		imm					
J-Type	opcode		addre	ess								

**R-type** needs both \$rs and \$rt values as the inputs to the ALU computation. It needs to write the result to the \$rd register (for the typical R-types).

**I-type** needs the **\$rs** value and the **SE(imm)** value as its ALU operands. It will write its final result to the **\$rt** register(in case of a **lw**).


**J-type** does not need any register values, it only needs to create its target address by shifting its address field by 2 bits and concatenating with the MS 4 bits of the opcode.

But it doesn't mean we don't read the values not needed (in register files), we instead use control logic to extract only the meaningful data for our specific instruction.

## **Control Signals**

Signal name	Effect when deasserted	Effect when asserted
RegDst	The register destination number for the Write register comes from the rt field (bits 20:16).	The register destination number for the Write register comes from the rd field (bits 15:11).
RegWrite	None.	The register on the Write register input is written with the value on the Write data input.
ALUSrc	The second ALU operand comes from the second register file output (Read data 2).	The second ALU operand is the sign- extended, lower 16 bits of the instruction.
PCSrc (Branch)	The PC is replaced by the output of the adder that computes the value of PC + 4.	The PC is replaced by the output of the adder that computes the branch target.
MemRead	None.	Data memory contents designated by the address input are put on the Read data output.
MemWrite	None.	Data memory contents designated by the address input are replaced by the value on the Write data input.
MemtoReg	The value fed to the register Write data input comes from the ALU.	The value fed to the register Write data input comes from the data memory.

# R-type instruction (add, subtract, and, or, set on less than):



**Input** to the main controller:

000000 (0 in decimal)

0	rs	rt	rd	shamt	funct
31:26	25:21	20:16	15:11	10:6	5:0

Output	R-format
RegDst	1
ALUSrc	0
MemtoReg	0
RegWrite	1
MemRead	0
MemWrite	0
Branch	0
ALUOp1	1
ALUOp0	0

Q: Why can't we set the MemRead and MemWrite to don't-care?


- Writing garbage values to the memory might pollute our memory.
- 2. Reading from random addresses (potentially not valid) addresses could cause exceptions

Q: How does the ALU control distinguish different R-type instruction?

a. 6-bit Funct field is used.

## I-type instruction (LW)






LW
0
1
1
1
1
0
0
0
0

Input to the main controller: 100011 (35 in decimal)

## I-type instruction (SW)



35 or 43	rs	rt	address
31:26	25:21	20:16	15:0

-
SW
X
1
X
0
0
1
0
0
0


Q: Why are we using the same ALUOp code for both SW and LW?

A. Because we want to perform an add in both cases.

**Input** to the main controller: 101011 (43 in decimal)

## **Branch instructions (BEQ)**





Output	BEQ
RegDst	X
ALUSrc	0
MemtoReg	X
RegWrite	0
MemRead	0
MemWrite	0
Branch	1
ALUOp1	0
ALUOp0	1

Q: Why are the RegDst and MemtoReg are X's?

a. Because we set the RegWrite to 0, so we don't write to the register file. This means their values have no effects on the register file.

Input to the main controller: 000100 (4 in decimal)


### How to solve datapath/control modification problems?

#### Steps:

- 1. Identify which signals go where (e.g. what goes into ALU?)
- 2. Add muxes+wires if necessary, use variables
- 3. Decide what the control signals should be
  - a. You can make your own! If I/J type then the main control unit produces it
  - b. If R type then our opcode =0 so we need to produce it from functional field (ALU controller)
- 4. Add your control signal to the table
- 5. Carefully follow the problem instructions on what's allowed: e.g., whether you can use additional functional units such as an ALU, register files, or additional ports to the memory
- 6. Make sure the modified circuit will **not break the original** functionalities of the circuit.


A problem can be solved in different ways!

## Simple datapath with control unit



R type? I Type?

### Simple datapath with control unit



Is this allowed?

# Practice Questions


#### P1 - MLT instruction


Consider the single-cycle processor implementation from class. Your task will augment this datapath with a new instruction - MLT:

- 1. It is an I-type
- 2. Here is the pseudocode:

```
If (M[R[rs]] < R[$t0]):
    R[rt] = SE(I)</pre>
```

1. \$t0 is implicitly used, it is not encoded in I-type field






#### Main Controller

Input or Output	Signal Name	R-format	lw	sw	Beq
	Op5	0	1	1	0
	Op4	0	0	0	0
Inputs	Op3	0	0	1	0
	Op2	0	0	0	1
	Op1	0	1	1	0
	Op0	0	1	1	0
	RegDst	1	0	X	X
	ALUSrc	0	1	1	0
	MemtoReg	0	1	X	X
	RegWrite	1	1	0	0
Outputs	MemRead	0	1	0	0
	MemWrite	0	0	1	0
	Branch	0	0	0	1
	ALUOp1	1	0	0	0
	ALUOp0	0	0	0	1

If (M[R[rs]] < R[\$t0]): R[rt] = SE(I)</pre>

Opcode	ALUOp	instruction	function	ALU Action	ALUCtrl
Lw	00	load word	XXXXXX	add	010
Sw	00	store word	XXXXXX	add	010
Beq	01	branch equal	XXXXXX	subtract	110
R-type	10	add	100000	add	010
R-type	10	subtract	100010	subtract	110
R-type	10	AND	100100	AND	000
R-type	10	OR	100101	OR	001
R-type	10	SLT	101010	SLT	111



	Main Contro	oller			
Input or Output	Signal Name	R-format	lw	sw	Beq
	Op5	0	1	1	0
	Op4	0	0	0	0
Inputs	Op3	0	0	1	0
	Op2	0	0	0	1
	Opl	0	1	1	0
	Op0	0	1	1	0
	RegDst	1	0	X	X
	ALUSrc	0	1	1	0
	MemtoReg	0	1	X	X
	RegWrite	1	1	0	0
Outputs	MemRead	0	1	0	0
	MemWrite	0	0	1	0
	Branch	0	0	0	1
	ALUOp1	1	0	0	0
	ALUOp0	0	0	0	1

Mltc	$\cap$	$\cap$	$\cap$	$\cap$	1

Opcode	ALUOp	instruction	function	ALU Action	ALUCtrl	
Lw	00	load word	XXXXXX	add	010	
Sw	00	store word	XXXXXX	add	010	
Beq	01	branch equal	XXXXXX	subtract	110	
R-type	10	add	100000	add	010	
R-type	10	subtract	100010	subtract	110	
R-type	10	AND	100100	AND	000	
R-type	10	OR	100101	OR	001	
R-type	10	SLT	101010	SLT	111	

Mltc 11 mltc xxxx slt 111

#### **P2**

Consider the single-cycle processor implementation from class. Your task will be to augment this datapath with a new instruction - the branch on immediate (**BOI**) instruction. The **BOI** instruction is an **I-type** instruction. The **BOI** instruction will have the following pseudocode:

```
If ( RF[RT] < SE(I) ):
    PC = PC + 4 + M[ RF[RS] ]
Else:
    PC = PC + 4 + M[ RF[RT] ]</pre>
```

Where RF[] is the register file and M[] is memory.

All other instructions must still work correctly after your modifications. You should not add any new ALUs, register file ports, or ports to memory.

```
If (RF[RT] < SE(I)): PC = PC + 4 + M[RF[RS]]
                Else:
                             PC = PC + 4 + M[RF[RT]]
                                                                                                                0
                                                                                                                 M
                               Add
                                                                                                                 u
                                                                                               Add ALU result
                                                                                     Shift
                                                                                     left 2
                                                                 RegDst
                                                                 Branch
                                                                 MemRead
                                      Instruction [31-26]
                                                                 MemtoReg
                                                        Control
                                                                 ALUOp
                                                                 MemWrite
                                                                 ALUSrc
                                                                 RegWrite
                                     Instruction [25-21]
                                                              Read
                       Read
                                                              register 1
               PC -
                                                                        Read
                       address
                                                                       data 1
                                      Instruction [20-16]
                                                              Read
                                                                                                  Zero
                                                              register 2
                        Instruction
[31–0]
                                                                                              ALU ALU result
                                                                                                             Address Read data
                                                                        Read
                                                              Write
                                                                       data 2
                                                                                                                               Mux
                       Instruction
                                      Instruction [15–11]
                                                              register
                                                                                      M
                        memory
                                                              Write
                                                              data Registers
                                                                                                                    Data
                                                                                                             Write Data data memory
```

16

Instruction [15-0]

32

ALU

control

Sign-

extend

Instruction [5-0]


#### Main Controller

Input or Output	Signal Name	R-format	lw	sw	Beq
	Op5	0	1	1	0
Inputs	Op4	0	0	0	0
	Op3	0	0	1	0
	Op2	0	0	0	1
	Op1	0	1	1	0
	Op0	0	1	1	0
	RegDst	1	0	X	X
	ALUSrc	0	1	1	0
	MemtoReg	0	1	X	X
	RegWrite	1	1	0	0
Outputs	MemRead	0	1	0	0
	MemWrite	0	0	1	0
	Branch	0	0	0	1
	ALUOp1	1	0	0	0
	ALUOp0	0	0	0	1

```
If ( RF[RT] < SE(I) ): PC = PC + 4 + M[ RF[RS] ]
Else: PC = PC + 4 + M[ RF[RT] ]</pre>
```

#### ALU Controller

Opcode	ALUOp	instruction	function	ALU Action	ALUCtrl
Lw	00	load word	XXXXXX	add	010
Sw	00	store word	XXXXXX	add	010
Beq	01	branch equal	XXXXXX	subtract	110
R-type	10	add	100000	add	010
R-type	10	subtract	100010	subtract	110
R-type	10	AND	100100	AND	000
R-type	10	OR	100101	OR	001
R-type	10	SLT	101010	SLT	111



Main Controller

			_			
Input or Output	Signal Name	R-format	lw	SW	Beq	BOI
	Op5	0	1	1	0	1
	Op4	0	0	0	0	1
Inputs	Op3	0	0	1	0	0
	Op2	0	0	0	1	0
	Op1	0	1	1	0	0
	Op0	0	1	1	0	0
	RegDst	1	0	X	X	Χ
	ALUSrc	0	1	1	0	1
	MemtoReg	0	1	X	X	Χ
	RegWrite	1	1	0	0	0
Outputs	MemRead	0	1	0	0	1
	MemWrite	0	0	1	0	0
	Branch	0	0	0	1	X
	ALUOp1	1	0	0	0	1
	ALUOp0	0	0	0	1	1
	BOIC	0	0	0	0	1

ATTIO 11

	ALU	Controller			
Opcode	ALUOp	instruction	function	ALU Action	ALUCtrl
Lw	00	load word	XXXXXX	add	010
Sw	00	store word	XXXXXX	add	010
Beq	01	branch equal	XXXXXX	subtract	110
R-type	10	add	100000	add	010
R-type	10	subtract	100010	subtract	110
R-type	10	AND	100100	AND	000
R-type	10	OR	100101	OR	001
R-type	10	SLT	101010	SLT	111


BOI 11 BOI XXXXXX SLT 111

#### **P3**

Consider the single-cycle processor implementation. Your task will be to augment this datapath with a new instruction: the **funkyb** instruction. This instruction will be an **R-Type** instruction, and will have the following effect:

Implement **funkyb** on the single cycle datapath. Use the **R-type** instruction format - so this instruction will have the same opcode as all other R-types. Use a unique function field to modify the ALU controller to implement this instruction, not the main controller.

All other instructions must still work correctly after your modifications. You should not add any new ALUs, register file ports, or ports to memory.




Instruction [5-0]

#### Main Controller

Input or Output	Signal Name	R-format	lw	sw	Beq
	Op5	0	1	1	0
Inputs	Op4	0	0	0	0
	Op3	0	0	1	0
	Op2	0	0	0	1
	Op1	0	1	1	0
	Op0	0	1	1	0
	RegDst	1	0	X	X
	ALUSrc	0	1	1	0
	MemtoReg	0	1	X	X
	RegWrite	1	1	0	0
Outputs	MemRead	0	1	0	0
	MemWrite	0	0	1	0
	Branch	0	0	0	1
	ALUOp1	1	0	0	0
	ALUOp0	0	0	0	1

If ( R[rs] < R[rt] ):	PC = PC+4+R[rs]	R[rd] = R[rt]
Else:	PC = PC+4+R[rt]	R[rd] = R[rs]

Opcode	ALUOp	instruction	function	ALU Action	ALUCtrl
Lw	00	load word	XXXXXX	add	010
Sw	00	store word	XXXXXX	add	010
Beq	01	branch equal	XXXXXX	subtract	110
R-type	10	add	100000	add	010
R-type	10	subtract	100010	subtract	110
R-type	10	AND	100100	AND	000
R-type	10	OR	100101	OR	001
R-type	10	SLT	101010	SLT	111



	Main Controll	er										
Input or Output	Signal Name	R-format	lw	SW	Beq							
	Op5	0	1	1	0							
	Op4	0	0	0	0							
Inputs	Op3	0	0	1	0							
	Op2	0	0	0	1			Controller				¬ funkybc
	Op1	0	1	1	0	Opcode	ALUOp	instruction	function	ALU Action	ALUCtrl	Turrkybc
	Op0	0	1	1	0	Lw	00	load word	XXXXXX	add	010	0
	RegDst	1	0	X	X	Sw	00	store word	XXXXXX	add	010	0
	ALUSrc	0	1	1	0	Beq	01	branch equal	XXXXXX	subtract	110	0
	MemtoReg	0	1	X	X	R-type	10	add	100000	add	010	0
	RegWrite	1	1	0	0	R-type	10	subtract	100010	subtract	110	О
Outputs	MemRead	0	1	0	0	R-type	10	AND	100100	AND	000	0
	MemWrite	0	0	1	0	R-type	10	OR	100101	OR	001	0
	Branch	0	0	0	1	R-type	10	SLT	101010	SLT	111	0
	ALUOp1	1	0	0	0							0
	ALUOp0	0	0	0	1	R-type	10	funky	001011	SLT	111	1

Funkyb is an R-type instruction

### Acknowledgement:

Patterson, David, and John Hennessy. Computer Organization and Design MIPS Edition: The Hardware/Software Interface (The Morgan Kaufmann Series in Computer Architecture and Design). 5th ed., Morgan Kaufmann, 2013.

Credit to Prof. (Glenn) Reinman (some practice questions were extracted from previous midterm exams)

### Questions? Feedback?

# Good luck on the exam!!!

Thanks!