		Ethern Word
	CS MISIB HINY	
6 10. N	32 regraters -> 64 regrators	
	IN, SW \$127. register file latency 15ps -> 16ps cost 200 -> 1	100
(0	Calculate Clock cycle time before improvement	
	C, = 250 + 150 + 25 + 200 + 150 + 5 + 30 + 20 + 50 = 930ps	
	After truprovement	
	Cz = 250 + 160 + 25 + 200 + 150 + 5 + 30 + 20 + 50 + 50 = 940 ps	
	Assuming 100 instructions: LDUR/STUR are 35", decrease to 31"	May 1
	930 - 93 96 = 9.79 9.79 = 0.95 [Speedup is 0.95]	
6)	Cost before improvement	- No.
	C1 = 1000 + 200 + 10 + 100 + 30 + 2000 + 5 + 100 + 1 + 500 = 3946	A L
	L> cost per clock cycle hefere improvement	
	Cost after improvement	,
	C2 = 1000 + 400 + 10 + 100 + 30 + 2000 + 5 + 100 + 1 + 500 = 4140)
	L'> cost per clock cycle after improvement	
	The change in cost after improvements is 0.14.	
	Performance ratio = 4.38 = 1.03.	
c)	Adding more registers seems to increase the overall cost, but	1 PA
	improves performance slightly. It would be beneficial to	
	increase the humber of registers if you are running a	
	very large scale operation where performance must be optimized	
	and there are ample computing resources to do so. It wouldn't	ł
	make sense to add more registers it you only had a	
	itmited computer and performance drain't matter for	
	much - 1.e, for small tasks where a stight performance	e.
	boost won't be notreable.	

		C
(1,	load with trasment (r-type instruction) "Iwi"	
	Reg[rd] = Mem[Reg[rs1] + Reg[rs2]]	
	· Add rsl and rs 2	
	. Cro into memory and get the value stored at that number	
	· Store it into Reg [rd]	
a)	We don't need new functional blacks here,	
b)	Add an option to the control unit for the new "load with increment" instruction.	
e)	We don't need new data paths, the existing ones are sufficient.	
4)	We don't need new signals to execute this instruction	
V III	In: (R-famat)	
	Opcode : 000000	
	Reg Ost: 1 gorna into Reg[rd]	
	ALUSTC! O no sign extension needed	
	Mem to Reg [rd]	
	Reg Write: 1 write to Reg [id]	
	Mem Rend: I have to read Mem	
	Membrish: 0 only writing to reg [rd]	
	Branch: O No branch	
	ALUOPI: 1 R-type instruction	
	ALVOPZ: 0 R-type instruction	
• •	Path: Instruction [31-0]	
	Rend Register 1 /Read Register 2	
	Rend data 1 / Read data 2	
	Both Read data 1, Read data 2 go into ALU	
	ALU Result -> Address, Read Data	
1	Write data in Register	
- 5	Dane	
		0

中央 1957年 - 1957年 -

Swap is, it (I-type)
Reg[rt] = Reg[rs]; Reg[rs] = Reg[rt]
No new functional blocks are needed for this instruction,
Modify the register file to allow swapping of the contents from
two registers in one clock cycle.
ALU shald support snapped read favite instructions
We need a newdata path that allens for the swap (from ALU).
We could use a "swap" signal from the control logic.
I would add a swap signal to the Control Logic that
connects to the DATA A and DATA B outputs. When the
swap signal is 1, it indicates we must to perform the
swap. When swap is 1, the wires instead both branch
to the WOATA in Register File, and they get snapped
with each ather. Reg [rt] = Reg[rs] first, then Reg[rs] = Reg[rt],
In order to do this we have to save both addresses
as Reg Dst.
swap rs, rt
Operate: Something Unique
RegOst: 0? We do write to Reg [it]
ALUSIC: O No sign extension
Membrey: O No Memory
Regwrik! Write to Reg[rt], Reg[rs]
MemRad: O No Memory
Membrite: O No Memory
Branch: O No Branch required
ALUOpl: X ALU is avoided
ALUOp2: X ALU is avoided
Swap:
(1985년 1일 : 1987년 - 1987년 1일 : 19

THE RESIDENCE OF THE RESIDENCE OF THE PARTY OF THE RESIDENCE OF THE PARTY OF THE PA

No brown

3 need addition

Branch: 0

ALUDA! 1

ALUDOZ; O