•														
BERKELEY	•	DAVIS	•	IRVINE	•	LOS ANGELES	•	RIVERSIDE	•	SAN DIBOO	•	SAN PRANCISCO	OF .	SANTA BARBARA • SANTA CRUZ

CS M151B/EE M116C Final Exam

Before you start, make sure you have all 13 pages attached to this cover sheet.

All work and answers should be written directly on these pages, use the backs of pages if needed.

This is an open book, open notes fin	al – but you cannot share books, notes, or calculators.
NAME:	
ID:	
Problem 1 (20 points):	
Problem 2 (20 points):	
Problem 3 (12 points):	
Problem 4 (20 points):	ANSWERS
Problem 5 (40 points):	
Problem 6 (20 points):	
Total: (out of 132 points)	

1. Hazardous Material (20 points): Assume you are using the 5-stage pipelined MIPS processor, with a single-cycle branch penalty. Further assume that we always use predict not taken, and that the branch penalty is only a single cycle. We achieve this single cycle branch prediction by doing the branch comparison in the ID stage. Consider the following instruction sequence, created by a fairly bad compiler, where the loop is taken twice before the program exits:

- a. Assuming that the pipeline is empty before the first instruction:
 - i. Suppose we do not have any data forwarding hardware we stall on data hazards. The register file is still written in the first half of a cycle and read in the second half of a cycle, so there is no hazard from WB to ID. Calculate the number of cycles that this sequence of instructions would take:

 44 cycles

dependencies.

①+②

• each obta hazard dependency causes a

②+③

2 cycle stall.

④+⑤

• because of 5 stage pipeline, first instruction

5+⑥

• takes 5 cycles to complete


⑥+⑦

⑥+⑦

• M mis predicts "not-taken" exactly once if

the body is run twice

ii. How many cycles would this sequence of instructions take with data forwarding hardware: (HINT – consider how data forwarding and the changes we made for a single cycle branch penalty would interact together)



√ b. Reorder the code to eliminate all data hazards on a processor with data forwarding – obviously the code must still work as intended.

addi \$50, \$58, 12

Loop: In \$t0, 0(\$50)

In \$t1, 4(\$50)

addi \$t7, \$t0, 6


addi \$t6, \$t1, 5

add \$t4, \$t6, \$t7

addi \$50,\$50, 1

sw \$t4, -1(\$50)

bne \$50,\$51, Loop



to eliminate data hazards we must make sure that ⊕+③, ⊕+⑤, and ⊕+⑥ are not scheduled next to each other.

2. Caching In on the TLB (20 points): Consider the data cache for a processor that uses byte addressed memory. The cache is a 4KB 2-way set associative cache with an 8 byte block size that uses LRU replacement within a set. Stores on our processor use write around and write through. Our cache is virtually indexed and physically tagged. We use an 8-way set associative 1KB TLB, and our virtual memory uses 16KB pages. We have 2⁴⁸ B of virtual memory and 2³⁰ B of physical memory. There are no extra bits required in each page table entry aside from the bits needed for the physical page number.

Calculate the hit rate of the cache and TLB on the given stream of virtual byte addresses. Each address is shown in binary and in decimal. The type of instruction that accessed the data cache is also shown – load or store. Note that there are 6 unique byte addresses here – and that the sequence of six addresses is repeated to make 12 total addresses below. Mark whether the cache and TLB has a "hit" or "miss" for each address – i.e. whether or not the desired memory address is found in the cache and whether or not the desired translation is in the TLB. For the addresses – assume that "..." means all leading 0's. Assume that the cache and TLB are completely empty (all entries invalid) at the start of the stream. Classify each cache miss as capacity, compulsory, or conflict (i.e. the type of miss). Only consider hits and misses – ignore the latency of cache or TLB misses.

				Cache	Cache	TLB	
:	Instruction Type	Address in Binary	Address Label	Hit or Miss	Miss Type	Hit or Miss	
0	Load	11111111100001000	64264	miss	computory	Miss.	
@	Store	1010001100001000	41736	miss	compulsory	miss	
3	Load	1010001100001100	41740	miss	compulsory	hit	
(Load	1010001100000100	41732	miss	compulsory	hit	
③	Store	1011001100000010	45826	miss	compileory	hit	
©	Load	1110001100001101	58125	miss	campillony	h:t	
ල	Load	1111101100001000	64264	miss	conflict	h.'+	
3	Load	1010001100001000	(41736)	miss	conflict	hut	
0	Load	1010001100001100	41740	hit		h.t	
0	Load	1010001100000100	41732	hit		4:4	
0	Store	1011001100000010	45826	mics	compulsory	hit	
(1)		1110001100001101	58125	miss	conflict	hit	
	B Cache: 2 way a 8 byk bl 28 sets; 37 white around eache mand miss on a Storie bad that cache block	256. The we are using the should have should have should have ans that command does not another the cache	3 3 4e	Sway assoc 16KB pages 1.512 entries 2 bytes / TLB entry From the table only two pages are used in this program; they have the TLB index values (11) and (10) They cause a TLB miss the first time			
011	be can tents (only 00001 64264 0 58125 0 41736 0	41740 (5) 41740 (5) 641264 (5) 58125 (3)		accessed	use a 7LB miss	the first time	
0 11	00000 4732		3				

3. The Good, the Bad, and the Ugly (12 points): For the following implementation choices, list ONE benefit and ONE drawback to the given choice.

use instead of comments

EXAMPLE

adds and shifts

multiplies

benefit: lower CPI

drawback: higher instruction count

pipelined datapath multicycle datapath

benefit:

lower CPI

drawback:

Complicated untrol for heard resolution.

direct mapped cache set associative cache (wit

(with same number of entries)

benefit:

fast, easy to implement

drawback: possibly higher number of conflict misses.

Booth's algorithm 1st version of multiply algorithm

benefit: signed multiplication

drawback: none! (difficult to understand?)

virtually indexed cache physically indexed cache

ne physically indexed cache (both use physical tags)

benefit: better performance for single process

drawback: hard to share data between processes; complex context smitch logic

writeback writethrough (for a first level data cache)

benefit: faster when a memory location is written to often in short time period.

drawback: larger miss penalty

branch prediction branch delay slots

(single cycle branch penalty)

benefit: good performance if good predictor chosen without adding to size of Sw.

drawback: logic may add to area power of processor

4. Slot, Delay, and Unroll (20 points): In this problem, we will schedule code to execute on a 2-way superscalar pipelined processor. For this processor, assume that ANY two independent instructions can be executed in each cycle – and that full data forwarding is provided. Assume that there is a single-cycle branch penalty, and that the processor uses branch delay slots to resolve this single cycle penalty. Consider the following MIPS fragment:

loop: lw \$t0, 0(\$s1) lw \$t1, 4(\$s1) add \$t2, \$t0, \$t1 addi \$s1, \$s1, 4 addi \$s0, \$s0, 4 sw \$t2, 0(\$s1) bne \$s0, \$t3, loop

Assume that \$s0, \$s1, and \$t3 are initialized before the loop is entered, and that the loop will always be taken a number of times that is a multiple of two. Unroll the loop once (i.e. to make two copies of the loop body) and schedule the instructions. Be sure to fill the branch delay slots after the *bne*, placing *nop*'s if needed.

2nd Issue Slot (for ANY instruction) 1st Issue Slot (for ANY instruction) Cycle 1 lw \$ tog o (\$51) Good In \$t1. 4 (\$51) 2 lw \$ ts, 8 (\$si) add; \$50, \$50, 8 3 add \$ t2, \$ t0, \$ t1 addi 451, 451, 8 4 add \$16, \$ t2, \$t5 bne \$50,\$t3, loop 5 sw \$t2, -4 (\$51) Sw 446, 0(\$51) 6 7 8 9 10 11 12 13 14

THIS SPACE LEFT BLANK FOR UNROLLING (THE EXAM CONTINUES ON THE NEXT PAGE)

```
Inroll and rename.

Inop: Iw $t0, (0 ($s1))

Iw $t1, (4 )$s1)

add $t2,$t0,$t1

add $t3, $s0, 4

sw $t2, (2 )$s1)

Iw $t4, (3 ($s1))

Iw $t5, (4 )$s1)

add $t6,$t4,$t5

add; $s0,$s0,4

sw $t6, (3 )$s1)
```

```
Te index

loop = Inv $t0,0($si)

lw $t1, 4($si)

add $t2,$t0,$t1

addi $s0,$s0,8

sw $t2,-4($si)

lw $t4,-4($si)

lw $t5,0($si)

add $t6,($t4),$t5

sw $t6,0($si)

bre $s0,$t3,loop
```

re schedule (Iw at frount sw at end)

bre \$50, \$t3, 100p

100p: lw \$to, o(\$si)
lw \$t1, 9(\$si)
lw \$t5, 8(\$si)
add \$t2, \$t0, \$t1
add \$t6, \$t2, \$t5
addi \$si, \$si, 8
addi \$so, \$so, 8
sw \$t2, -4(\$si)
sw \$t6, 0(\$si)
bre \$so, \$t3, loop

-> now place into slots · careful= IN -> add dependency still causes a stall!

- 5. Why, oh why, must we do TCPI? (40 points): We are going to assess branch and cache performance on the pipelined datapath from class we have full data forwarding. Our peak CPI is 1.0. Assume that 30% of instructions are branches, and that we have a single cycle branch hazard on this processor. Our branch predictor always guesses not taken. 50% of branches are not taken. Our processor has an instruction cache and data cache both take a single cycle to access. The instruction cache miss rate is 10% and the data cache miss rate is 30%. The next level of the memory hierarchy is an L2 cache with a miss rate of 20% and an access time of 10 cycles, this is in addition to the L1 cache latency. Main memory has an access time of 80 cycles, this is in addition to the latency of the L1 and L2 caches. 20% of instructions are loads, and stores do not stall the processor on a cache miss. 3/5ths of loads have dependent instructions following them. Our target application executes 1,000,000 instructions. The processor clock runs at 2 GHz.
 - a. Calculate the average memory access time (AMAT) of the processor:

AMAT: 8.8 cycles

$$L1 Dd$$
 $mssevate$
 $MAT = 1 + 0.3x(penalty) = 8.8 cycles$
 $L1 miss$
 Mem
 $L2 dS$
 $L2 dS$
 Mem
 Mem
 Mem
 Mem

b. Calculate TCPI for our target application on our processor.

TCPI:
$$5.43$$
 Cycles.

BCPI = $1 + 0.3 \times 0.5 + 0.6 \times 0.7 = 1 + 0.15 + 0.12 = 1.27$

branch | Iw shall | load intr. D\$ miss

MCPI = $1 \cdot (0.1) \times 26 + 0.2 \times 0.3 \times 26 = 4.16$

instr cache | data cache

c. Suppose 1/6th of all branches are procedure calls. Each procedure call (i.e. a jal instruction) in our application also has a return (i.e. a jr instruction). These will all be mispredicted because we always guess not taken. One approach to reducing branch hazards in such a case is to *in-line* the procedure call. The compiler basically takes the instructions in the body of the procedure call and replaces all calls to that procedure with these instructions. This means that instead of the code:

```
add $s0, $s0, $t1
jal Target
add $s0, $s0, $t2
jal Target
.....
Target: lw $t3, 0 ($s0)
addi $t3, $t3, 200
sw $t3, 0 ($s0)
jr $ra
```

We would have the code:

```
add $s0, $s0, $t1 lw $t3, 0 ($s0) addi $t3, $t3, 200 sw $t3, 0 ($s0) add $s0, $s0, $t2 lw $t3, 0 ($s0) addi $t3, $t3, 200 sw $t3, 0 ($s0) .....
```


The benefit in this simple example is that we avoid four branches (two jal's and two jr's), but the size of the instruction text segment in memory (i.e. the size of the actual program we are running) has increased. Now, instead of the lw, addi, and sw being in one place in the text segment, they are in two places. This can increase the miss rate of the instruction cache.

Suppose that we try in-lining on our processor. In order for performance to improve, the cost of increasing the instruction cache miss rate must not exceed the benefit of reducing branch hazards. Using TCPI as the CPI in the equation for Execution Time, provide a upper bound on the miss rate of the instruction cache to improve performance when using in-lining. Assume that the L2 cache's miss rate does not change.

The instruction cache miss rate must be <= 12 %

ETold = TCPIN	× 10 ⁶ = 5	5,43×106.	cycles.	
Number of instructions	old	hew	new %	Since to of branches are jal
branch	300 000	2	22.2	then 6 of branches are jr
load/store	200 000	200000	22.2	: ? of branches are removed when inlini
r-type			55.5	
total	1000000	900 000	100%	new#branch = old# $\times 4 = 200$ or
In old program :	50% brancl	nes taken	(150)	000 instr.)
Since jal and jr a				
150 000	- 100,000	= S0 000	board	nes are taken
200 000	- 50 000	= 150 00	o bran	des are not taken
If we predict bra	nch not -	taken, the	brand	miss rate = $\frac{50000}{20000} = 25\%$
BCPInew = 1+	0.2 x0.29	5 + 0.6 Iw	× 0.2	ا 1.18 ع
MCPInew = 1.(3	the miss) x 26	+ 0.2	x 0.3 ×	26 = (I\$miss) x 26 + 1.73
TOPINEW = BOPINE	n +MCPI n	en = 1.1	8 + (I	miss x26 + 1.73 = 2.92 + (rate) × 26
ETNEW = TCPIN	_			
= 2.63×/	06 + (I\$mi)	")* 2.34 ×/	707	\leq (ET.Id = 5.43 $\times (0^6)$
: I\$	miss ute	∠ 0.	1197	

d. Rather than do in-lining, we will try using a branch predictor on our architecture. Now instead of always predicting not taken, we will use a variation on the 2-bit predictor that works as follows:



ksme that bits

Our predictor has a 1024 entries, and each entry has a 2-bit counter implementing the above diagram. Each node represents one of the four states of the 2-bit counter. Each node is labeled with the prediction that will be made when the counter is in that state. Each edge is labeled with an NT or a T. NT means not taken, T means taken. When the predictor is in a given state, the edges represent the next state in response to the actual direction of the branch – i.e. if the branch is not taken, but we are in the predict taken state in the upper left corner of the figure, we will transition to the state in the upper right of the figure.


[14...5] of PC wed.

Given the following stream of branch PCs, fill in the following table. Assume that each 2-bit counter as in the upper left state. The first one has been done for you.


Assume that bets.

table.	starts in	n the up	per lef	t state. The first one has bee	n done for you.	. Assume that buts
0		F	PC	Actual Branch Direction	Predicted Correctly?	[90] of PC used as index to predictor
•	D .	ام		The second was been presented to the second		I
\sim	©	ol	512	Not Taken	No	· this means that addresses.
@\ / ←	()	@[128	Taken	Yes	0 and 1024 share an
	——————————————————————————————————————	<u> </u>	0	Not Taken	No	entry
128		(9	1024	Taken	Yes	7
@ @C:	•	(9)	0	Not Taken	No	0/1024
•	•	(0)	128	Taken	Yes	371024
	-	9	1024	Taken	Yes	360
512		©	512	Not Taken	No	⊕ ⊕ ♠
		o	512	Taken	No	
	@\\)	(P)	128	Taken	Yes	
•	*/	$\tilde{0}$	0	Not Taken	Yes No	
ليب ا	,——— <u> </u>	(3)	0	Not Taken	Yes No	1.
1024	4	(3)	1024	Taken	Yes No	
900	•				1	
	•			10		•

6. Got SLT? (20 points): Consider the following 4-bit ALU that implements the SLT operation. Assume that the control lines like binvert and the ALU operation selection control are all implemented, but are not shown to make the drawing simpler.




We want to make a pipelined version of this ALU – separating each stage into a different cycle. We will use registers to latch values between pipeline stages. Your friend proposes the following pipelined version of the ALU (where the shaded boxes are registers that latch a value after every clock cycle):



Assume that the input values (A0-A3, B0-B3) are all initially latched in registers, and that there are registers to latch the final output values (labeled R0-R3). Further assume that the control signals (the ALU operation and binvert) are also latched in registers and are correctly propagated to the 1-bit ALUs.

You suspect something is wrong with your friend's implementation. Fix it on the next page – you may add registers, wires, logic gates, and/or multiplexors, but you may not add any more 1-bit ALUs. If you remove registers or wires, clearly put an X on the register or wire. Currently, the ALU supports the following operations: add (00), sub (01), and (10), and slt (11). The number in ()'s is the ALU OP Ctrl signal for that operation. NOTE: The ALU must still be able to perform all 4 operations correctly after your changes.



Use this space to briefly explain what is wrong with the design and what your solution is:

The "set" output of the MSB ALU cannot be fedback to LSB ALU since then you will mix data from different pipeline stages. The solution is to break the feedback path and forward the answer directly to the last registers.