

CS151B Winter 2022

Discussion (Week 2)

CS151B Teaching Team

Agenda

- Logistics
- Review of this week's material
 - Architectural tradeoffs
 - ALU
 - Adders (ripple carry, carry look ahead)
- Practice problems
- Q&A



Logistics

- Homework 2 is due tonight 11:59 PM PST
- No class on next Monday in observance of MLK day

* apology for my voice

Clarification week 1

What insn type is:

J,jal,jr,jral?

bne,beq?

I type:



R type:



J type:



changing ip (instruction pointer) x4

Suppose bne type had 2 bit address space. How many address can it jump to?

What is the range of address it can span?

Clarification week 1

What insn type is:

J,jal,jr,jral?

bne,beq?

I type:



R type:



J type:



J, jal = J type / Jr jrjal = R type / bne, beq = I type

changing ip (instruction pointer) x4

Suppose bne type had 2 bit address space. How many address can it jump to? Total of 4 address:

What is the range of address it can span? 16 bytes

Review

Review

Know, recall, question

Architectural Tradeoff Analysis

- In general, not an easy problem... a small change can have a chain of effects
- We will only focus on performance (execution time) for now



Some tips to reason about such problems

- How is each term effected? (**ET** = **IC** x **CPI** x **CT**)
- How does the **ISA** need to be modified? What are the implications?
- Pressure on **memory** and caching? (e.g., **extra space** needed?)
- Pressure on registers? (e.g., more registers can mean less **register spilling**)
- Constraints from physical hardware? (e.g., **longer wire** can bring higher latency)
- ...

Trade-offs of increasing register file size

If we add more registers (32 \rightarrow 64), what are the possible positive effects?

A: Compilers can use more registers \Rightarrow less **register pressure** \Rightarrow might be less spilling \Rightarrow fewer (expensive) lw and sw \Rightarrow lower IC, lower CPI

Trade-offs of increasing register file size (cont.)

- **Physical design constraints:** *higher latency to access register values*
 - Latency **might** increase - but if I pipelined my CPU into multiple stages, and the longest latency was not affected, latency may not be increased in this case.
 - But if the reg file is the critical path, then CT could increase
 - If I want to mitigate this by splitting up the bottleneck stage, RF in this case, CPI will go up

Trade-offs of increasing register file size (cont.)

- **Bit Constraints:** More bits needed to index registers
 - If we want to keep the instructions to be 32 bits long, we need to sacrifice bits from other fields in the instruction encoding
 - Effects on instruction set and **instruction encoding**
 - **Fewer bits for opcode** => less instructions available => might need multiple instructions to do what could be done with one instruction before => higher IC
 - **Fewer bits for immediate field**
 - Might need more instructions, e.g., addi, bne => higher IC
 - Might need to put more values into registers => **more pressure on register space**
=> more spilling => higher IC, higher CPI
 - **Fewer bits for shift-amount field** => one shift instruction can no longer shift the full 32-bit range => higher IC
 - **Fewer bits for funct field** => higher IC

Trade-offs of increasing register file size (cont.)

- If we decide to use more than 32 bits to encode an instruction, the instructions would take more memory space to store
- More **pressure on memory and caching** => takes longer to retrieve instructions => higher CPI, possibly higher CT

ALU

ALU

What is it?

ALU

What is it?

ALU (Arithmetic Logic Unit)

Part of the CPU which handles arithmetic and logical operations.


Inputs

- 2 operands -> 32 bits each
- operation bits -> 4 bits in total
 - 2 operations bits
 - A-invert, B-negate each 1 bit


Outputs

- zero -> indicate if the last calculation produced a 0 result
- result -> 32-bit result of the operation performed
- overflow -> single bit to indicate if an overflow has occurred
- carryout -> carryout bit from the last unit, we don't really use it for any operations

Generalized View



MIPS 32-bit View



ALU (Arithmetic Logic Unit)

Part of the CPU which handles arithmetic and logical operations.

Inputs


- 2 operands -> 32 bits each
- operation bits -> 4 bits in total
 - 2 operations bits
 - A-invert, B-negate each 1 bit

most integer op
Add, subtract,
SLT, equal, not equal
Or and nor etc...


Outputs

- zero -> indicate if the last calculation produced a 0 result
- result -> 32-bit result of the operation performed
- overflow -> single bit to indicate if an overflow has occurred
- carryout -> carryout bit from the last unit, we don't really use it for any operations

Generalized View




MIPS 32-bit View



ALU (detail)

A simple 1-bit ALU



Note: Binvert and CarryIn are from the same bit -> Bnegate for the least significant bit ALU

Q1: Implementations of ADD, OR, AND are obvious, but how do we implement NOR?

A: We already have Ainvert, Binvert bits, and an AND gate, we just have to set those two bits and select the result for an AND

Note: $a \text{ NOR } b \Leftrightarrow \sim(a \text{ OR } b) \Leftrightarrow \sim a \text{ AND } \sim b$ (DeMorgan's law)

But how do we do subtraction in binary? (2's complement)

- **Subtracting a number is the same as adding the inverse of it**
 - Example: $7 - 4 = 3 \Leftrightarrow 7 + (-4) = 3$
- Same logic can be applied to binary numbers
 - Example: $0111 - 0100 = 0011 \Leftrightarrow 0111 + (-0100) = 0011$
 - represent (-0100) in **2's complement** notation ?
 - **Flipping all the bits and adding 1 gives the inverse of a number in 2's complement**
 - i.e) $(-0100) \Rightarrow 1011 + 0001 = 1100$ (-4 in 2's complement form)
 - Thus, $0111 - 0100(\text{unsigned}) \Leftrightarrow 0111 + \underline{1011} + \underline{0001} \Leftrightarrow 0111 + \underline{1100}(\text{2's complement})$
 - ... we can use any adder to implement subtraction.

Bottom Line: $A - B = A + \sim B + 1$

Implementing Subtraction on the ALU

To implement $a-b$, we need to negate b , then we can just add a and $-b$ using the ALU's adder.

First we invert b , how can we do that?


A: We set **Binvert** and send it to every ALU cell. Each cell will pass the inverted version of b 's bit to the adder, rather than the original version.

Next we need to add 1 to b to negate it. How do we implement that?

A: We set the **CarryIn** signal from the least significant bit.

Q: For the least significant bit, is there a case where the **Binvert** and **CarryIn** MUST be different for the ALU to implement an operation?


No. That's why we use **Bnegate**



1-bit ALU Cell

ALU (simplified 1-bit ALU)

A simple 1-bit ALU



So far we can support **ADD/Subtract**, **OR**, **AND**, **NOR** operations with the above design. With these operations, we can execute most **MIPS** instructions, however, we're not done yet, we still need to implement **SLT**.

SLT (set on less than)

```
slt $t1,$t2,$t3
```

*This will set **\$t1** to **1** if **\$t2 < \$t3**, to **0** otherwise.*

Can you implement this using addition/subtraction?

- $t2 - t3$
 - if $(t2 - t3) < 0$, that means $t2 < t3$, so $t1 = 1$
 - else, we know $t2 \geq t3$, so $t1 = 0$

However, we are working with 32-bit integers, so we need to output 32-bit results.

More specifically, we need to output **1** and **0** in the following format:



0000 0000 0000 0000 0000 0000 0000 000**1** (if $t2 < t3$)

0000 0000 0000 0000 0000 0000 0000 000**0** (if $t2 \geq t3$)

But how do we get those bit patterns, what decides the least significant bits based on the comparison result ?

Age Group	Percentage
18-24	15%
25-34	20%
35-44	25%
45-54	20%
55-64	15%
65-74	10%
75-84	5%
85+	5%

- Downloaded from <https://www.cambridge.org/core>. University of Cambridge, on 01 Jun 2019 at 10:00:00, subject to the Cambridge Core terms of use, available at <https://www.cambridge.org/core/terms>. <https://doi.org/10.1017/S0022292419000058>


[illegible]

ALU (full view-almost done)

All we need to do is to connect the result of the MSB ALU to the result of the LSB ALU. As shown in the picture here.

So far so good, but how do we check if we need to branch or not for **bne/beq** instructions?

MIPS word is 32 bits wide, and we need a 32-bit-wide ALU. We achieve this by connecting 32 1-bit ALUs. More on this in the “Adders” section.



ALU (full view-complete)


In order to support **bne/beq** instructions, we can still use subtraction, then check if the result is zero or not.

ALU control lines	Function
0000	AND
0001	OR
0010	add
0110	subtract
0111	set on less than
1100	NOR

1-bit Ainvert, 1-bit Bnegate, 2-bit Op


Simplification

Use *Bnegate* to replace *carryIn* and *Binvert* bits, why can we do this?



Complete 32-bit ALU (detailed view)

ALU (complete-abstract view)



Complete 32-bit ALU (abstract view)

Adders (Latency)

We have built an ALU, let's take a closer look at the adders


Closer look at a 1-bit full adder

- Given a , b , $carry_in$
- How to implement $sum(s)$?
 - 3-input XOR or 2 XOR gates
- How to implement carry out?
 - Depends on what type of adder we are using
 - Ripple carry: $ab + bc_in + ac_in$
 - Carry Look Ahead: e.g. $C_1 = G_0 + C_0 P_0$

(Note: the multiplication here means the logical AND, the addition here means the logical OR)

A closer look at a 1-bit adder(not important)


1-bit Full Adder



But how do we calculate multiple-bit additions? I.e, how do we put multiple such 1-bit adders together ?

First, how do we do addition in binary?


Let's try 0101 + 0101



Implementation 1: (Naive ripple carry adder)

We just implement the paper and pencil calculation of addition in hardware.

Easy to design and
understand, simple logic




Problem:

Implementation 1: (Naive ripple carry adder)

We just implement the paper and pencil calculation of addition in hardware.

Easy to design and
understand, simple logic




Problem: this is too slow, as each unit needs to know the carry out from the previous unit's calculation in order to continue

Ripple-carry Adder(full view)

- Ripple carry adder has an intrinsic dependency on the **carryIn** bits.
- In other words, each unit adder needs to wait for the previous **carryOut** to be computed.


What's the solution to this?



It's made by putting 32 1-bit ALUs together


Implementation 2: (Carry look ahead)

- We can exploit some information available at the beginning of the computation to speed up the process.
 - We know all the input bits (a_0, b_0 ; a_1, b_1 ; a_2, b_2 ; a_3, b_3) at the beginning.
- Let's use them in a smart way to accelerate our computation:
 - If $a_0 == 1$ and $b_0 == 1$, we will certainly have a carry out bit from the first full adder.
 - Idea of generate (certainly have a carry): $g_0 = a_0 \text{ AND } b_0$ ($g_0 = a_0 b_0$)
 - If $a_0 == 1$ and $b_0 == 0$, or $a_0 == 0$ and $b_0 == 1$, and once we have a carry (i.e, $c_0 == 1$) then we will have a carry out bit.
 - Idea of propagate (potential to have a carry): $p_0 = a_0 \text{ XOR } b_0$ ($p_0 = a_0 \oplus b_0$)



More parallelism, more hardware...

Carry-Lookahead Adder (CLA)



c₀: ready at the beginning of the computation.

$$c_1 = g_0 + c_0 p_0$$

$$c_2 = g_1 + g_0 p_1 + c_0 p_0 p_1$$

$$c_3 = g_2 + g_1 p_2 + g_0 p_1 p_2 + c_0 p_0 p_1 p_2$$

$$c_4 = g_3 + g_2 p_3 + g_1 p_2 p_3 + g_0 p_1 p_2 p_3 + c_0 p_0 p_1 p_2 p_3$$

We discussed the cases for producing a carry out in a single full adder in the previous slide. We can reason the same way here:

- **g₃**: (when set to 1) means the last adder certainly will produce a carry out.
- **g₂p₃**: (when both set to 1) means the third adder will certainly produce a carry out, so the last adder will certainly have a carry in.
- ...

According to previous logic, if only one of the input bits is 1 and the other is 0, then we will certainly have a carry out once we have a carry in.

Notice: for an N-bit adder, the last product in our equations has N+1 terms. And we will have sum of N+1 products in the Nth carry out bit.

Carry Lookahead Adder (example)

- Calculate **C4** using the pattern from C1-C3.

$$\mathbf{C4} = G3 + G2 \cdot P3 + G1 \cdot P2 \cdot P3 + G0 \cdot P1 \cdot P2 \cdot P3 + C0 \cdot P0 \cdot P1 \cdot P2 \cdot P3$$


Note: We can treat C0 as G-1 for simpler reasoning

- What about **C5**?

$$\mathbf{C5} = G4 + G3 \cdot P4 + G2 \cdot P3 \cdot P4 + G1 \cdot P2 \cdot P3 \cdot P4 + G0 \cdot P1 \cdot P2 \cdot P3 \cdot P4 + C0 \cdot P0 \cdot P1 \cdot P2 \cdot P3 \cdot P4$$

What's the problem with this design?


A: Equations can get quite long as we progress to the higher bits



Carry Lookahead Adder(example)


Visualization

$$c4 = g3 + g2p3 + g1p2p3 + g0p1p2p3 + c0p0p1p2p3$$





Note: S4 is not calculated within this 4-bit CLA but included for the demonstration purposes, as we only calculate s0-s3 in this 4-bit adder

Traditional 4-bit CLA S4 calculation



4-bit Carry Lookahead Adder(overview)



Practice Questions

P1 (architectural tradoff)

Suppose we change our opcode to 4 bits to accommodate larger immediates for J and I type instructions. For I-type instructions, we get rid of some of the less useful instructions, and for R-type instructions we do not use the extra 2 bits (saved from opcode 6 bits -> 4 bits).

1. What are the potential impacts of such a change?
2. What if we increased rs, rt, rd to 6-bit fields, and took out bits from the R-type shamt and I-type Immediate fields?

P1 (architectural tradoff)

Suppose we change our opcode to 4 bits to accommodate larger immediates for J and I type instructions. For I-type instructions, we get rid of some of the less useful instructions, and for R-type instructions we do not use the extra 2 bits (saved from opcode 6 bits -> 4 bits).

1. What are the potential impacts of such a change?
2. What if we increased rs, rt, rd to 6-bit fields, and took out bits from the R-type shamt and I-type Immediate fields?

Ans:

R is not affected. Because opcode for R is 0, and R variety only depends on func code
Less spilling so less ic for load store -> proportion of load/store changed so overall cpi affected
Increased instruction count bc simpler instruction set

Increased ic for shifting and immediates

Decreased number of i type instructions bc larger immediate

P2 (SLT)

Assume \$t0 holds the value 0x0010 1000. What is the value of \$t2 after the following instructions?

```
        slt    $t2, $0,    $t0
        bne    $t2, $0,    ELSE
        j      DONE
ELSE:    addi   $t2, $t2, 2
DONE:
```

A: 3

P3 (propagate and generate)

Determine gi, pi value of these two 16 bit numbers **for i=0-7**

Assuming a0, b0 is least significant bit (right most)

a:	0001	1010	0011	0011	_{two}
b:	1110	0101	1110	1011	_{two}

Also, what is CarryOut15

P3 (propagate and generate)

Determine g_i, p_i value of these two 16 bit numbers **for $i=0-7$**

Assuming a_0, b_0 is least significant bit (right most)

a: 0001 1010 0011 0011_{two}
b: 1110 0101 1110 1011_{two}

$$p_i = A_i \text{ XOR } B_i$$
$$g_i = A_i \text{ AND } B_i$$

Also, what is CarryOut15

Ans:


i	7	6	5	4	3	2	1	0
g	0	0	1	0	0	0	1	1
p	1	1	0	1	1	0	0	0

carryout : 1

P4 (4-bit CLA)

Unspoken assumption: Fastest delay

Assume the logic gates have the following delays, and fill in the result table for 4-bit CLA




Fan in	Delays
2	4T
3	6T
4	9T
5	13T
6	17T

result table

output	delay
G0	4T
P0	4T
G3	4T
P3	4T
C1	12T
S0	16T

P4 (4-bit CLA)

Assume the logic gates have the following delays, and fill in the result table for 4-bit CLA



$c1 = g0 + c0p0$
 $4T(\text{getting } g,p) + 4T(2\text{inputand}) + 4T(2\text{inputor}) = 12T$

$s1 = (a1 \text{ xor } b1) \text{ xor } c1$ // $a0 \text{ xor } b0$ is computed while $c1$ is being computed
 $12T + 4T(2\text{inputxor}) = 16T$


Fan in	Delays
2	4T
3	6T
4	9T
5	13T
6	17T

result table

output	delay
G0	4T
P0	4T
G3	4T
P3	4T
C1	12T
S1	16T

P5 (4-bit CLA)

Assume the logic gates have the following delays, and fill in the result table for 4-bit CLA




Fan in	Delays
2	4T
3	6T
4	9T
5	13T
6	17T

result table

output	delay
G0	4T
P0	4T
G3	4T
P3	4T
C3	22T
S3	26T
C4	30T

P5 (4-bit CLA)

Assume the logic gates have the following delays, and fill in the result table for 4-bit CLA



Fan in	Delays
2	4T
3	6T
4	9T
5	13T
6	17T

result table

output	delay
C3	22T
S3	26T
C4	30T

$$c_3 = g_2 + p_2g_1 + p_2p_1g_0 + p_2p_1p_0c_0$$

$$4T(\text{getting } g,p) + 9T(4\text{inputand}) + 9T(4\text{inputor}) = 22T$$

$$s_3 = (a_2 \text{ xor } b_2) \text{ xor } c_3 // a_2 \text{ and } b_2 \text{ can be precomputed}$$

$$c_3 = 22T$$

$$s_3 \leftarrow 22T + 4T(2\text{inputxor}) = 26T$$

$$c_4 = g_3 + g_2p_3 + g_1p_2p_3 + g_0p_1p_2p_3 + c_0p_0p_1p_2p_3$$

$$4T(\text{getting } g,p) + 13T(5\text{inputand}) + 13T(5\text{inputor}) = 30T$$

P6 (review, if time permits)

Assume a program requires the execution of 50×10^6 FP instructions, 110×10^6 INT instructions, 80×10^6 L/S instructions, and 16×10^6 branch instructions. The CPI for each type of instruction is 1, 1, 4, and 2, respectively. Assume that the processor has a 2 GHz clock rate.

- 1) By how much must we improve the CPI of FP instructions if we want the program to run two times faster?
- 2) By how much is the execution time of the program improved if the CPI of INT and FP instructions is reduced by 40% and the CPI of L/S and Branch is reduced by 30%?

P6 (review, if time permits)

Assume a program requires the execution of 50×10^6 FP instructions, 110×10^6 INT instructions, 80×10^6 L/S instructions, and 16×10^6 branch instructions. The CPI for each type of instruction is 1, 1, 4, and 2, respectively. Assume that the processor has a 2 GHz clock rate.

- 1) By how much must we improve the CPI of FP instructions if we want the program to run two times faster?
ans: It is not possible. The total cycles needed for FP instructions is less than half of total cycles required for the whole program so even if we made FP have a CPI of 0, the program could not be run in less than half the time.
- 2) By how much is the execution time of the program improved if the CPI of INT and FP instructions is reduced by 40% and the CPI of L/S and Branch is reduced by 30%?

CPI for FP: 0.6

CPI for INT: 0.6

CPI L/S : $4 * 0.7 = 2.8$

CPI for branch: 1.4

Original T = # instructions * # cycles per instruction * seconds per cycle = $(50E6 * 1 + 110E6 * 1 + 80E6 * 4 + 16E6 * 2) / 2E9 = 0.256 \text{ s}$

New T = # instructions * # cycles per instruction * seconds per cycle = $(50E6 * 0.6 + 110E6 * 0.6 + 80E6 * 2.8 + 16E6 * 1.4) / 2E9 = 0.171 \text{ s}$

Original T / New T ~ 1.50 times speedup.

P7 (review, if time permits)

If the current value of the PC is 0x0000 0008, can you use a single jump instruction to get to the PC addresses below?

1) 0010 0000 0000 0001 0100 1001 0010 0100 ?

No, we can't, as the upper four bits of our current PC is 0000, but the target's upper four bits are 0010.

2) 0x0000 0600 ?

Yes, this is possible. The most significant four bits of the target address is: 0000, which is the same as our PC's upper four bits, the lowest two bits of the target is 00, thus we can jump to this address in a single jump.

References:

Patterson, David, and John Hennessy. *Computer Organization and Design MIPS Edition: The Hardware/Software Interface (The Morgan Kaufmann Series in Computer Architecture and Design)*. 5th ed., Morgan Kaufmann, 2013.

Credit to Prof. (Glenn) Reinman (some practice questions were extracted from previous midterm exams)

Q&A

Questions? Feedback?

Thanks!
