

CS151B Winter 2022

Discussion (Week 3)

CS151B Teaching Team

Agenda

- Logistics
- Review of adders
- HCLA (Hierarchical Carry Look Ahead)
- Multiplication
- Booth's algorithm
- Practice Questions
- Q&A





Logistics

- Homework#3 is due **tonight 11:59pm, PST.**
- Midterm is two weeks away (Wednesday of Week 5)

Review

Carry-Lookahead Adder (CLA)



$$p_i = A_i \text{ XOR } B_i$$
$$g_i = A_i \text{ AND } B_i$$

c_0 : ready at the beginning of the computation.

$$c_1 = g_0 + c_0 p_0$$

$$c_2 = g_1 + g_0 p_1 + c_0 p_1 p_0$$

$$c_3 = g_2 + g_1 p_2 + g_0 p_1 p_2 + c_0 p_0 p_1 p_2$$

$$c_4 = g_3 + g_2 p_3 + g_1 p_2 p_3 + g_0 p_1 p_2 p_3 + c_0 p_0 p_1 p_2 p_3$$

Q: How to calculate s_4 ?

$$a_4 \oplus b_4 \oplus c_4 \quad \text{AKA} \quad p_4 \oplus c_4$$

Carry Lookahead Adder (example)

- Calculate **C4** using the pattern from C1-C3.

$$\mathbf{C4} = G3 + G2 \cdot P3 + G1 \cdot P2 \cdot P3 + G0 \cdot P1 \cdot P2 \cdot P3 + C0 \cdot P0 \cdot P1 \cdot P2 \cdot P3$$


Note: We can treat C0 as G-1 for simpler reasoning

- What about **C5**?


$$\mathbf{C5} = G4 + G3 \cdot P4 + G2 \cdot P3 \cdot P4 + G1 \cdot P2 \cdot P3 \cdot P4 + G0 \cdot P1 \cdot P2 \cdot P3 \cdot P4 + C0 \cdot P0 \cdot P1 \cdot P2 \cdot P3 \cdot P4$$

What's the problem with this design?

A: Equations can get quite long as we progress to the higher order bits




4-bit Carry Lookahead Adder(overview)



g & p logic



Carry logic



Q: Is this efficient ?

Q: Is this efficient ?

Hierarchical CLA



Q: How do we calculate C_{15} ?

$$C_{15} = G_{14} + G_{13} \cdot P_{14} + G_{12} \cdot P_{13} \cdot P_{14} + C_{12} \cdot P_{12} \cdot P_{13} \cdot P_{14}$$

Q: Which is faster to calculate C_{15} vs C_{16} ?

C_{16}

Q: How do we calculate S_{15} ?


$$(A_{15} \wedge B_{15}) \wedge C_{15}$$

AKA $P_{15} \wedge C_{15}$

4-bit HCLA (2 stack of 2 bits CLA)

α -block

$$\begin{aligned}G_{\alpha} &= G_0P_1 + G_1 \\P_{\alpha} &= P_0P_1 \\C_2 &= G_{\alpha} + C_0P_{\alpha}\end{aligned}$$




Q: How do we find C_1, C_3 ?

A: Use the same formula we use for carry look ahead logic:


β -block

$$\begin{aligned}G_{\beta} &= G_2P_3 + G_3 \\P_{\beta} &= P_2P_3 \\C_4 &= G_{\beta} + G_{\alpha}P_{\beta} + C_0P_{\alpha}P_{\beta}\end{aligned}$$




$$\begin{aligned}C_1 &= C_0P_0 + G_0 \\C_3 &= C_2P_2 + G_2\end{aligned}$$

4-bit HCLA (Full View)




Of course, we still need to implement the logic for the rest of the carry bits and the sum bits, in a few trivial steps. Note that C2 will be used as a carry in for the entire β block, to further calculate other carryout bits.

HCLA - C3 calculation



HCLA - S3 calculation



Multiplication

How do we do multiplication in binary ?

(Binary) Multiplication by left-shifting multiplicand



Note we sum left-shifted versions of multiplicand (md)

Depends on multiplier bit (control)



For each bit in multiplier:

Sum += md*bit


md left shift



(Binary) Multiplication by left-shifting multiplicand



Length of product is the sum of operand lengths



Is the state diagram clear?

(Binary) Multiplication optimization

#1: Use 32-bit ALU. Why?

#2: Right-shift product. Why?

Example:

Multiplicand = 100

Multiplier = 101

LSB of multiplier is 1, so product is: 100 101


Right shift: product = 010 010

Next bit is 0, product remains 010 010

Right shift: product = 001 001

Last, bit is 1 so product = 101 001

Right shift: product = 010 100 ⇒ Done



(Binary) Multiplication Booth's Algorithm

Idea: $1 + 2 + 4 + 8 + \dots + 2^n = 2^{(n+1)} - 1$
Leverage this fact to change (n+1) adds into 2 adds

0011 1110 = ? (in this case it's pretty efficient)
1001 1011 = ? (in this case it's not as efficient)

x

0010

0110

0000

0010

0000

0010

00001100

shift (0 in multiplier)

sub (first 1 in multpl.)

shift (mid string of 1s)

add (prior step had last 1)

Booth's algorithm - example(1)

$$5 * 3 = 15$$

0101
0011(0)

key:

00 = shift

11 = shift

10 = subtract

01 = add

Booth's algorithm - example(1)

$$5 * 3 = 15$$

0101

0011(0)

-0101 Multiplier bits checked: 10 (subtract)

key:

00 = shift

11 = shift

10 = subtract

01 = add

Booth's algorithm - example(1)

$$5 * 3 = 15$$

0101
0011(0)

-0101

0000 Multiplier bits checked: 11 (shift)

key:

00 = shift

11 = shift

10 = subtract

01 = add

Booth's algorithm - example(1)

$$5 * 3 = 15$$

0101
0011(0)

-0101
0000

+0101 Multiplier bits checked: 01 (add)

key:

00 = shift

11 = shift

10 = subtract

01 = add

Booth's algorithm - example(1)

$$5 * 3 = 15$$

0101

0011(0)

-0101

0000

+0101

0000 Multiplier bits checked: 00 (shift)

key:

00 = shift

11 = shift

10 = subtract

01 = add

Booth's algorithm - example(1)

5*3 = 15

0101

0011(0)

-0101

0000

+0101

0000

1111 1011

0 000

01 01

000 0

0000 1111

=15

key:
00 = shift
11 = shift
10 = subtract
01 = add

Booth's algorithm - example(2)

$$7 * (-3) = -21$$

0111
1101(0)

key:

00 = shift

11 = shift

10 = subtract

01 = add

Booth's algorithm - example(2)

$$7 * (-3) = -21$$

0111
1101(0)

-0111 Multiplier bits checked: 10 (subtract)

key:

00 = shift

11 = shift

10 = subtract

01 = add

Booth's algorithm - example(2)

$$7 * (-3) = -21$$

0111
1101(0)

-0111
+0111 Multiplier bits checked: 01 (add)

key:

00 = shift

11 = shift

10 = subtract

01 = add

Booth's algorithm - example(2)

$$7 * (-3) = -21$$

0111
1101(0)

-0111
+0111
-0111 Multiplier bits checked: 10 (subtract)

key:

00 = shift

11 = shift

10 = subtract

01 = add

Booth's algorithm - example(2)

$$7 * (-3) = -21$$

0111

1101(0)

-0111

+0111

-0111

0000 Multiplier bits checked: 11 (shift)

key:

00 = shift

11 = shift

10 = subtract

01 = add

Booth's algorithm - example(2)

$$7 * (-3) = -21$$

0111
1101(0)

-0111
+0111
-0111
0000



1111 1001
0 111
1110 01
000 0

1110 1011

= -21

key:

00 = shift

11 = shift

10 = subtract


01 = add

Practice Questions

One Clarification

P5 (4-bit CLA)

How much optimization??? Leaves have to be done in parallel.



Fan in	Delays
2	4T
3	6T
4	9T
5	13T
6	17T

result table

output	delay
C3	22T
S3	26T
C4	30T

$$c3 = g2 + p2g1 + p2p1g0 + p2p1p0c0$$

$$4T(\text{getting } g,p) + 9T(4\text{inputand}) + 9T(4\text{inputor}) = 22T$$

$$s3 = (a2 \text{ xor } b2) \text{ xor } c3 // a2 \text{ and } b2 \text{ can be precomputed}$$

$$c3 = 22T$$

$$s3 \leftarrow 22T + 4T(2\text{inputxor}) = 26T$$

$$c4 = g3 + g2p3 + g1p2p3 + g0p1p2p2 + c0p0p1p2p3$$

$$4T(\text{getting } g,p) + 13T(5\text{inputand}) + 13T(5\text{inputor}) = 30T$$

Practice Questions


P1 - HCLA


1) Find the equations for G_w and P_w in terms of $G_\alpha, G_\beta, G_\gamma, G_\delta, P_\alpha, P_\beta, P_\gamma, P_\delta$

$$G_w = G_\alpha P_\beta P_\gamma P_\delta + G_\beta P_\gamma P_\delta + G_\gamma P_\delta + G_\delta$$

$$P_w = P_\alpha P_\beta P_\gamma P_\delta$$

fan-in	AND/ OR	XOR
2	1T	2T
3	2T	3T
4	5T	6T
5	7T	9T
6	10T	12T
7	13T	16T
8	15T	18T






P1 - HCLA

2) Find the delay for calculating the following signals:

G0	
P0	
G3	
P3	
G _δ	
P _δ	

P _W	
G _W	
P _Z	
G _Z	
C48	
C64	
C60	
C63	
S63	

fan-in	AND/ OR	XOR
2	1T	2T
3	2T	3T
4	5T	6T
5	7T	9T
6	10T	12T
7	13T	16T
8	15T	18T



P1 - HCLA


2) Find the delay for calculating the following signals:

G0	1T
P0	2T
G3	1T
P3	2T
G _δ	12T
P _δ	7T

P _W	12T
G _W	22T
P _Z	12T
G _Z	22T
C48	29T
C64	34T
C60	39T
C63	49T
S63	51T

fan-in	AND/ OR	XOR
2	1T	2T
3	2T	3T
4	5T	6T
5	7T	9T
6	10T	12T
7	13T	16T
8	15T	18T

$G = G0 \cdot P1 \cdot P2 \cdot P3 + G1 \cdot P2 \cdot P3 + G2 \cdot P3 + G3$
 $P = P0 \cdot P1 \cdot P2 \cdot P3$



Please watch discussion video for detailed proof! (Student's proofs are correct)

P2 - Multiplication

Calculate $1001 * 1101$ by left-shifting the multiplicand. (as unsigned)
Repeat, but right-shift the product this time.

P3 - Multiplication

Calculate $1001 * 1101$ (as signed using booth's algorithm)

P4 (review, if time permits)

Assume a program requires the execution of 50×10^6 FP instructions, 110×10^6 INT instructions, 80×10^6 L/S instructions, and 16×10^6 branch instructions. The CPI for each type of instruction is 1, 1, 4, and 2, respectively. Assume that the processor has a 2 GHz clock rate.

- 1) By how much must we improve the CPI of FP instructions if we want the program to run two times faster?
- 2) By how much is the execution time of the program improved if the CPI of INT and FP instructions is reduced by 40% and the CPI of L/S and Branch is reduced by 30%?

P4 (review, if time permits)

Assume a program requires the execution of 50×10^6 FP instructions, 110×10^6 INT instructions, 80×10^6 L/S instructions, and 16×10^6 branch instructions. The CPI for each type of instruction is 1, 1, 4, and 2, respectively. Assume that the processor has a 2 GHz clock rate.

- 1) By how much must we improve the CPI of FP instructions if we want the program to run two times faster?
ans: It is not possible. The total cycles needed for FP instructions is less than half of total cycles required for the whole program so even if we made FP have a CPI of 0, the program could not be run in less than half the time.
- 2) By how much is the execution time of the program improved if the CPI of INT and FP instructions is reduced by 40% and the CPI of L/S and Branch is reduced by 30%?

CPI for FP: 0.6

CPI for INT: 0.6

CPI L/S : $4 * 0.7 = 2.8$

CPI for branch: 1.4

Original T = # instructions * # cycles per instruction * seconds per cycle = $(50E6 * 1 + 110E6 * 1 + 80E6 * 4 + 16E6 * 2) / 2E9 = 0.256 \text{ s}$

New T = # instructions * # cycles per instruction * seconds per cycle = $(50E6 * 0.6 + 110E6 * 0.6 + 80E6 * 2.8 + 16E6 * 1.4) / 2E9 = 0.171 \text{ s}$

Original T / New T ~ 1.50 times speedup.

P4 (review, if time permits)

If the current value of the PC is 0x0000 0008, can you use a single jump instruction to get to the PC addresses below?

1) 0010 0000 0000 0001 0100 1001 0010 0100 ?

No, we can't, as the upper four bits of our current PC is 0000, but the target's upper four bits are 0010.

2) 0x0000 0600 ?


Yes, this is possible. The most significant four bits of the target address is: 0000, which is the same as our PC's upper four bits, the lowest two bits of the target is 00, thus we can jump to this address in a single jump.

G0	4T
P0	4T
G3	4T
P3	4T
C3	22T
S3	26T
C4	30T
G8	4T
P8	4T
G12	4T
P12	4T
C8	56T
C16 (after mux)	68T
S15(after mux)	68T

Optional Question

G ₀	22T
P ₀	13T
C28	37T
C31	55T
C32(before)	44T
C32(after)	80T
S31(before)	59T
S31(after)	80T
Maximal delay	80T

fan-in	delay
2	4T
3	6T
4	9T
5	13T
6	17T
7	22T
8	28T



Mux has delay 12T

Q&A

Any questions ? Feedback?

Thanks!

Acknowledgement

Patterson, David, and John Hennessy. *Computer Organization and Design MIPS Edition: The Hardware/Software Interface (The Morgan Kaufmann Series in Computer Architecture and Design)*. 5th ed., Morgan Kaufmann, 2013.

Credit to Prof. (Glenn) Reinman (some practice questions were extracted from previous midterm exams)

Booth's algorithm - example(1)

5*3 = 15

0101

0011(0)

-0101

0000

+0101

0000

1111 1011

0 000

01 01

000 0

0000 1111

=15

key:
00 = shift
11 = shift
10 = subtract
01 = add


```
key:
00 = shift
11 = shift
10 = subtract
01 = add
```

0111
1101(0)

$$\begin{array}{r} 1111 \quad 1011 \\ 0 \quad 000 \\ 01 \quad 01 \\ 000 \quad 0 \end{array}$$

0000 1111

=15