CS M1518 HW7

| 155 5.5 1) | Offset is 5 bits |
|------------|--|
| | Cache block size = 25 bytes = 32 bytes |
| | With word give as 4 bytes, the block size is 8 words |
| | The part of the pa |
| 2) | Index 15 5 bits |
| | The cache has 25; or 132 entries? |
| | |
| 3) | Let's assume there is I valid bit for each tag |
| | For each block (8 words) we have: |
| • | · (8 words) * (32 bits) = 256 data bits |
| | · 22 tag bits |
| | · I valid bit |
| | Total bits for one block: 256 + 22 + 1 = 279 bits |
| <u> </u> | Total bits for implementation 279 = [1.089] Data Storage Rifs 256 = [1.089] |
| | Data Storage Bils 256 - [1.00] |
| | |
| 1.1 14 | 1 |

| Address | Index | Offset | HH/Moss | Replace? | Final Value? |
|---------|---|---|---------|---|---|
| 0 | 00000 × | 00000 1 | M | 2 | N |
| 4 | 00000 × | 00100 2 | H | N | N. |
| 16 | 00000 + | 10000 | +1 | NI | N - |
| 132 | 00100 A | 00100 5 | W | N | N |
| 232 | ooni | 01006 | M | N | 1 |
| 160 | 00101 | 00000 | M | N i | N |
| 1024 | 00000 4 | 00000 | M | 1 | N |
| 36 | 0 0000 > | 11110 3 | M | 4 | 16 |
| 140 | 00100 1 | 01100 | H | N | N |
| 3100 | 00000 x | 11100 2 | M | 7 | 4 |
| 50.84 | 00101 | 10100 | H | N | 1 |
| 2/80 | 00100 1 | 00106 | M | 4 | 4 |
| | 0 4 16 132 232 160 1024 56 140 3100 180 | 0 00000 x 4 00000 x 16 00000 x 132 00100 A 232 00111 160 00101 1024 00000 x 30 00000 x 140 00100 A 3100 00000 x | 0 | 0 00000 x 00000 1 M H 00000 x 00100 2 H 16 00000 x 10000 3 H 132 00100 x 00100 5 M 232 00111 01000 M 160 00101 00000 M 1024 00000 x 00000 M 190 00000 x 11110 3 M 140 00100 x 01100 H 3100 00000 x 11100 H | 0 00000 x 00000 ' M N H 00000 x 00100 2 H N 16 00000 x 10000 3 H N 132 00100 A 00100 5 M N 232 00111 01000 M N 160 00101 00000 M N 1024 00000 x 00000 M Y 30 00000 x 11110 3 M Y 140 00100 A 01100 H N 3100 00000 x 11100 2 M Y 180 00101 10100 H N |

| 5) | The second |
|--------------|---|
| 5) | There were 12 total references |
| | There were 4 hits. |
| - Carrier in | 4/12 = [0.33 hit ratio] |
| 1 6) | 500,000,000 |
| 6) | {00100,0010, mem(2176)} |
| | £00101, 6000, mem(180) \$ |
| | 300000, 00 11, mem(3072)3 |
| | {00 N1,0000, men(224)} |
| | |
| | |
| | |
| | |
| - | |
| - | |
| | |
| - | |
| | |
| | |
| | |
| · · | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |

| 5.10 | Main Memory: 70 ns 36% of instructions | | | | | |
|-------|--|--|-------------------|--|--|--|
| | | LISIZE | LI Miss Rate | | | |
| | PI | ZKB | 8 4. | | | |
| | PZ | 4 KB | 64. | 0.90ns | | |
| | | | | | | |
| 1) | | 0.66 = [1. | | | | |
| | P2: | 8.80 = 1. | 11 GHz | | | |
| | 0.00 | - 11.1 | (44 - 12 1 | | | |
| 2) | HMA | 1 = Hit 11 | (0.08 × 70 ns) | × Miss Penalty) | | |
| | | | (0.06 × 70 ns | | | |
| | | | | | | |
| 3) | TCPI | = BCPI | Hit Tim | e Percent of Memory Tustruction | | |
| | | | | MCPI | | |
| | P1: | 1.0 - [7 | 0 x 0.08] x 0.36 | = 4.05 | | |
| | PZ: | 1.0 + [2 | 0×0.06] ×0.36 | = 2.681 | | |
| | | | | 117 Mars Die Wass Pouglas | | |
| 4) | AMA | 1 with L2 | : Lihit time + | LIMBS Rate x [LZHit Time + (LZMiss Rate " Miss Penalty) + (0.95 × 70ns)] = 6.43ns | | |
| | | | 1 | 11 160 137100112 | | |
| | 1 m | The AMAT is singhtly worse with the additional L2 cache 1.01 unite 12 miss penally 1.01 0.36 [0.08 x (5.62 + 0.95 x 70)] 1.01 0.36 [0.08 x (5.62 + 0.95 x 70)] - 4.15 - 21 HATIME | | | | |
| 5) | BCbz | Lachindras CO | .08 x (5.62 + 0.0 | (5×70) | | |
| | 1.0 | 10.30 | 0.66 | | | |
| | 1 = | 4.15 | LIHAT | ine | | |
| | - 2 | TCPI | = 4.15 | | | |
| | | [a | 40 15 13 | " 70\] | | |
| 6) | 1.0 | + 0.36 | 00 × (5,02 - | x · 70)] < 4.05 | | |
| | | | | I have to be less than 91.84. | | |
| 0) 7) | 1.0 | 03, [0.0 | 8 x (5.62 + X. | 70) 7 / 2 68 | | |
| (1) | 11.0- | 0.56 | 8 x (5.62 + X. | 1 2000 | | |
| | | x < 0.470 | Miss rate we | old have to be less than 47%. | | |
| | | | | | | |

| 1 | |
|--------|--|
| | |
| | |
| | |
| 1160 | |
| 5.171) | First Level Only |
| | TCPI = BCPI + MCPI |
| | = BCPI + (LIMISS × Main Memory access) |
| | = 1.5 · (0.07 × 100) × 26Hz |
| | = 1.5 + (0.07 × 200) = 15.5 |
| | Main memory doubled |
| | = 1.5 + (0.07 × 200) × 2G Hz |
| | = (.5 + (0.07 × 400) = 29.5 |
| | |
| | Seand Level Direct Mapped |
| | TCPI = BCPI + MCPI |
| | = BCPI + (LIMISS x 12access + LZMISS x Main memory access) |
| | = 1.5 + 1 (0.07 × 6 ns) + (0.035 × 100 ns × 26Hz)] |
| | = 8.9 Z |
| | Main memory doubled |
| | = 1.5 + [(0.07 × 6) + (0.035 × 200 × 5 × 26 Hz)] = 15.92 |
| | (0.05) ~ (0.05) ~ (0.11)] - 17.12 |
| | Second level 8-way set associative |
| | TCPI = BCPI + MCPI |
| | = BCPI + (LIMISS * LZaccess + LZMISS * Main memory access) |
| | =1.5 + [(0.07 x 14ns) + (0.015 x 100nsx 26Hz)]= |
| | 28 cycles, 26thz |
| | = 5.48 |
| | main memory doubled |
| | = 1.5+ [(0.07 × 14 ns) + (0.015 × 200 ns × 26 H2)] = |
| | = 8.48 |
| | |
| | |
| | |
| | |
| | |
| | |

| 2) | TCPI = BCPI + MCPI |
|----|--|
| | = BCPI + (LIMISS x LZMISS x L3 access + L3 miss x main memoryaccess) |
| | = 1.5+ (0.07 x 0.035 x 25ns) + (0.13 x 100ns x 26Hz) |
| | Socycles 26 Hz |
| | = 27.56 - this is slower! 13 has a high miss rate |
| | advantage |
| | " can be more efficient of implemented well, might loner |
| | CPI as there are fewer memory access |
| | drsadvantage |
| | · complex cache structure |
| | · more complicated hardware requirements |
| | · moveased cycle fime |
| | |
| 3) | 512 KB 47, MRS rate |
| | additional SIZKB lowers miss rate 0.7% |
| | 50 cycle access time |
| | Use equation from second level direct mapped |
| | $TCPI = 1.5 + [(0.07 \times 25) + (x - 100 - 2) = 8.92$ |
| | go cycles, 26Hz |
| | x = 0.0283 |
| | MTSS rate must be 2.8 4 |
| | We need to increase by 512KB twice then, to decrease |
| | ints rate to 7.64. |
| | Thrs the cache must be 1536 KB large |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |