4.16 4.27 4.8	CS MISIB HWS
868 IP. 1)	Pipelinad: 350pc
	when pipelined, all stages take a single clock cycle so just
	choose the slowest operation.
	Non-pipelined: 1250 ps
	When non-pipelined, clock goes through all of the stages
	250 + 350 + 150 + 300 + 200 = 1250
2)	Pipelined: 1750ps
	Iw uses all stages of the pipeline: 350 = 1750ps
	Non-pipelined: 1250 ps
	low would just be a single-cycle instruction
- 1	
3)	It makes sense to split ID as this as the slowest operation,
	this will actually decrease the cycle fine. The new cycle
	time would be the latency of the new slowest operation: 300ps.
ч)	Dala seem or all seed for the seed of the seem of the
7)	Data memory is only used by lw, sw instructions.  Lood: 20 v. + Store: 16 v. = 35 v.
	(1000 - 100 / 14 240 / 15 / 15 / 15 / 15 / 15 / 15 / 15 / 1
5/	Write Register is only used by ALU, LW instructions.
J	ALU: 45%. + Load 20%. = 65%.
874 27. 1)	Cycle 0 1 2 3 4 5 6 7 8 9 10 11 12 13
The second	ADD IF ID EX MEM WB
	LW X X IF ID EX MEM WB X:NOOP
	LW IF ID EX MEM WB
	OR X IF ID EX MEM WB
1	SW X X IF ID EX MEM WB
	p.s.

	So - rl
	51 - r2
	53 - 15
	54 - 52
2)	ADD 953, \$51, 950
	LW 9 s1, 0(\$54)
	Nep
	LW 352, 4(953)
	Nop
	NOR
	OR \$52, \$53, \$52
	NOP
*	NOP
	Sw 9 57, 0 (953)
3)	If there is forwarding but no hazard detection unit, the
	pipeline non't know what or when to pipeline. There
	may be exceptions or execution interrupts due to control
	flow mis matches. In the best care, everything just
	executes normally.
11\	
4)	Cycle 0 1 2 3 4 5 6 7 8 9 10 11 12 13
	ADD IF ID EX MEM WB
	LW IF ID EX MEM WB
	LW IF ID EX HEM WB
	OR IF ID EX MEM WB
	SW IF ID EX MEM WB
5)	We need new input for EX hazards and MEM hazards,
	for inputs we check the same conditions for EXIMEM
	hazards that were covered in class. We output control
	lines that are selected 0 to stall Ino-op.

6)	Cycle 0 1 2 3 4 5 6 7 8 9 10 11 12 13.
	ADD IF ID EX MON WB
10 mm	LW IF ID X X EX MEM WB
	LW IF ID ID ID EX MEM WB
	OR IF IF ID X EX MEM WB
	SW IF IF ID EX X MEM WB
28.	R-type Blanch JAL LW SW
	40 , 254. 54. 254. 54.
	Always Taken Always Not Tuken 2-Bit (Accuracres)
	454. 954. 857.
1)	Frist three executron cycles: IF, ID, EX
	Branch outcome is determined in Ex
	Therefore we lose 3 cycles to mispredicted branch
	Branch acounts for 25% of instructions
	· Always taken: Correct 45% of time, Incorrect 55% of time
	Extra CPI = 3 × 0.55 × 0.25 = 0.4125
2)	Entra CPI = 3 × 0.45 × 0.25 = 0.3375
3)	Extra CP1 = 3 × 0.15. × 0.25 = 0.1125
4)	We lose 3 cycles to unispredicted branch
	· 2 Bit : Correct . 85% of time Incorrect 15% of time
-	Let's say both branch and ALV metrochion have CPI=1
	[PI without conversion:   + [3 x 0.15 x 0.25] = 1.1125
	CPI with conversion: 1 + [3 × 0.15 × 0.25 × 0.5] = 1.056
	halved at of branches now
	1.1125 = 1.059
	1.056 1.054 speedup

•	
5)	CPI withat conversion: 1.1125
	CPI with conversion: 1+[1+3 × 0.15] × 0.25 × 0.5 = 1.181
	1.1125 1.181 0.94 speedup
6)	2-Bit: 854. Accordey
	Know that 80% of instructions predicted correctly
	Need to find other 20 4.
	Assime we have N branches in a program
	Correctly predicted branches: N x 0.85
	Correctly predicted non-loop-back instructions: Nx0.05.
	Accuracy on non-loop-back branches:
	* Correctly predicted non-loop-back instructions N = 0.05
	Remaining instructions depredict N=0.20
	0.25 = 25 × accuracy