BERKFLEY • DAVIS • IRVINF • LOS ANGELES • RIVERSIDE • SAN DIEGO • SAN FRANCISCO



CS MISIB/EE MII6C Final Exam

Before you start, make sure you have all 14 pages attached to this cover sheet.

Please put your name at the top of each page.

All work and answers should be written directly on these pages, use the backs of pages if needed.

This is an open book, open notes final – but you cannot share books, notes, or calculators.

I will uphold the university policy on cheating – so please do not cheat on this exam. Keep your eyes on your own exam – and show all of your work.

NAME:	ey	 	
ID:		 	
Problem I (14 points):		 	
Problem 2 (20 points):			
Problem 3 (20 points):			
Problem 4 (20 points):			
Problem 5 (30 points):			
Problem 6 (21 points):			
Problem 7 (25 points):			
Total:	_ (out of 150)		

1. **Déjà Vu (14 points):** Consider a processor with a BCPI of 2.5. The instruction cache has a 10% miss rate and the data cache has a 15% miss rate. The miss latency for both caches is 12 cycles. Assume that 25% of all instructions are loads and that store misses do not cause stalls and calculate the TCPI. Show your work.

M(P) = (0.1)(12) + (0.15)(0.25)(11) = 1.2 + 0.45

= 1.65

TOPI = BOPI + MOPE = 2.5 + 1.65 = 4.15 TCPI: 4.15

You are considering increasing the size of the data cache to reduce the miss rate. However, this will impact the clock rate of the processor. The new data cache you intend to use will have a miss rate of 10%, but will decrease the clock rate by 5%. The instruction cache will not be impacted, and we will assume here that the miss latency for both caches will remain 12 cycles. Calculate the performance improvement (or reduction) for this modification in MIPS relative to the original configuration. Show your work.

 $mer_{men} = (0.1)(12) + (.1)(.27)(12)$ = 1.2 + .3 = 1.7

TOPTHEN = 4.0

MIPSNEW = CR = (95)(CR)

MIPS SED = (R)

Speedup in MIPS when increasing the data cache size: - 1,4%

r 11		~ 4
Fall	120	1()4

NAME ____

2. Cycles of Pain (20 points): Consider the following instruction sequence:

SCH:

lw \$t0, 0(\$s0) add \$t1, \$s2, \$t0 lw \$t3, 8(\$t1) bne \$t3, \$s3, SCH add \$s0, \$s0, \$t3 nop

These instructions are executed on the 5-stage pipelined MIPS processor, using full forwarding and hazard detection. The branch penalty is two cycles. There are two branch delay slots indicated by the boxes at the bottom – it is filled with the final add and a nop. Show your work in the form of a pipeline diagram – a table is provided (use IF, ID, EX, M, and WB in the appropriate slots).

a) How many cycles will it take to completely execute two iterations of this loop?

20

														Clo	ock	Су	cle				_					_		_		
	1	2	3	4	5	6	7	8	9	1 0	1	1 2	1 3	1 4	1 5	1 6	1 7	1 8	1	2 0	2	2 2	2 3	2 4	5	6	2 7	2 8	9	3 0
lw \$t0, 0(\$s0)	18	τji	6.	18° . _{ga}	. 6																									
add \$t1, \$s2, \$t0											_													\vdash	-	_				
			(1)	II)	Fx	MER	ing																							
lw \$13, 8(\$11)				14	TŅ	Ę.	Pi	~B																						
bne \$13, \$53, SCH					Ιſ	17)	ID	£.	Nig	a p																				
add \$s0, \$s0, \$s1					,	Te	IF	10	ğ .	ž.	we																			
пор								Ĩŕ	10	E.	M	w.	\$																	
lw \$10. 0(\$s0)									If	10	عرعج	m	WE																	
add \$t1, \$s2, \$t0		•								Ţí	(V)	ΕĐ	f.	m	WO															
lw \$t3, 8(\$t1)											(Fi)	7,	í.	Ç	m	وانج														
bne \$13, \$s3, SCH													16	F	ПO	· · · · · · · · · · · · · · · · · · ·	n\	Wß												
add \$s0, \$s0, \$s1													Ι.	0	ļ	. 0		m	WB											
пор																T¢	10	(-:	n	NB										

T 11	2004	
Fall	2004	

NAME	
------	--

b) Now suppose that we use a data cache in our 5-stage pipeline. In the previous section we ideally assumed that memory would take a single cycle. But with a cache, the cache latency is 2 cycles and it does not miss during the two iterations of the loop. This means our pipeline will now have 6-stages that will be seen by all instructions (i.e. memory will take two stages). Show your work.

How many cycles will it take to completely execute two iterations of this loop now? \bigcirc

	_						_														_									
														Cl	<u>ock</u>	Cy	cle													
	1	2	3	4	5	6	7	8	9	1 0	1 1	1 2	1 3	1 4	1 5	1	1 7	1 8	1 9	2	2	2 2	3	2	2 5	2 6	2 7	2 8	9	3
hv \$t0. 0(\$s0)	4	10	E	W:	M2	we	3					-																		
add \$11, \$s2, \$t0		Iř.	(TO)	ro	10	EX	WI	M:	V 8																					
lw \$13, 8(\$11)		(10		29 S	70	£,10	M	MZ	LB.																				
bne \$13, \$s3, SCH						16	ξĝ	Fig	IC	EX	M)	A 2	₩B																	
add \$s0, \$s0, \$s1						1		ı	1		1	1		WB																
пор														197																
lw \$10. 0(\$s0)											Ιf	(n	€^	WI	ΜZ	NB														
add \$t1, \$s2, \$t0												50	D	£0)	10	6.	Αı	Mi	in C											
hv \$13. 8(\$11)													(F)	0	Ιŕ	10	£.	m	ΑŁ	₩R,								-		
bne \$13, \$s3, SCH																Ιŕ	(70)	ťĝ	30	EX	mi	Μį	WB							
add \$s0, \$s0, \$s1																		ti e	JT 2	Tŋ	$\mathcal{F}_{\mathcal{X}}$	MI	m)	W						
nop																				Iŕ	<i>I</i> 0	ę×	"	V 3	WB					

3. Too Many 2's (20 points): For this problem, we will look at a 2-level page table. The first level of the page table provides a physical address for the second level page table containing the desired translation if that second level table is in physical memory (otherwise a page fault is raised and the table is loaded from disk). The virtual address is still split into two components: the virtual page number and the virtual page offset. But now the virtual page number will be split into two components: a page table number and a page table offset. The page table number will be used to index into the first level page table. The page table offset will be used to index into the second level page table pointed to by the first level page table. This is exactly the idea we discussed in class – and in case you need it, there is a diagram on the next page that shows this idea. We will assume that each second level page table occupies exactly one page of virtual memory. And we will further assume that each translation is stored along with only 2) extra protection bits (no other bits – i.e. dirty bits – are required). Consider memory with a 64-bit virtual address space, 128KB pages, 2 GB of physical memory, and a 512B 4-way set associative TLB. Show your work.

Fill in the following:


128 tB in page


a) # of entries in each 2nd level page table: 2¹⁶

(express this as a power of 2)

b) # of 2^{nd} level page tables: $\frac{2^{31}}{(express)}$


(express this as a power of 2)






d) Circle the bits of the following 64-bit virtual address that are used to find an index into the TLB (i.e. the bits that select one of the indices of the TLB – not the tag or offset bits):

00001000010000100001000010000100001000010<mark>0</mark>000100**0**0100001000010000





4. Taken for a Loop (20 points): In this problem, we will schedule code to execute on a 2-way superscalar VLIW pipelined processor. For this processor, assume that ANY two independent instructions can be executed in each cycle – and that full bypassing is provided. Assume that there is a single-cycle branch penalty, and that the processor uses branch delay slots to resolve this single cycle penalty. Consider the following MIPS fragment:

loop: lw \$t0, 0(\$s1) lw \$t1, 4(\$s1) add \$t2, \$t0, \$t1 sw \$t2, 0(\$s1) addi \$s1, \$s1, 4 bne \$s1, \$t3, loop

Assume that \$s0, \$s1, and \$t3 are initialized before the loop is entered, and that the loop will always be taken a number of times that is a multiple of four. Unroll the loop three times (i.e. to make **four** copies of the loop body) and optimize the instructions for scheduling. Hint – you can reduce the number of

6 ne \$ 0 \$+3, 1000

loads to 5. List the new code sequence here:

1~	\$40,0 (#s1)	
1	\$41,4 (\$31)	
all	142, \$40, \$41	
Sw	\$12, 0 (Asi)	
11	1	
10	\$to, 4 (\$4)	
1w	#+1, 8 (# s1)	
ıll	\$12, \$10, \$+1	
5 W	#+2, # (#s1)	
lw	\$+0,8(\$(1)	
w	\$+1,12(\$\langle 151)	
1	\$+2, B+2, B+1	
Sw	\$12,8 (\$51)	
10	\$to, 12 (\$1)	
/w.	8+1, 16 (\$ 51) 8+2, 8+0, 8+1	6
all	811, 10, 11, N	

\$42,12 (\$51)

1 / Kal . 16

In \$10,0 (#51) In \$1,4 (Asi)

ald \$+2,800, And SW \$42,0 (\$51) 1~ \$+3,8 (4 s1) \$+4, \$+1, \$+3 \$+4, 4(Asi) \$+5,12(#51) \$+6, \$ +3, \$+5 #+6, 8 (#51) #+7,16 (#si) \$+8, \$+5, \$+7 \$48,12 (151) Bs1, 431, 16 # st, #+3,100p

Fall 2004

NAME		

Now that you have an optimized sequence of instructions, schedule these instructions in the following slots. Remember to fill the branch delay slots.

Cycle	1st Issue Slot (for ANY instruction)	2 nd Issue S	lot (for ANY instruction)
1	/w #+0, 0 (#s1)	lω	\$41,4 (Asi)
2	IN \$43.8 (\$51)	100	\$ +5, y (\$50)
3	Iw \$+7,16(\$51)	all	\$+2 \$+0 \$+1
4	add \$+4, \$+1, \$7+3	all	\$+6, \$+3, \$ +5
5	all \$ 18, \$+5, \$+7	sw	9+2,0 (94)
6	all: \$51, \$51, 16	Sw	8+4, 4 (#s1)
7	bne # s1 #+3,100	3 ~	#168(451)
8	NOP	5 4	#+8,-4 (#51)
9			, , , , , , , , , , , , , , , , , , , ,
10			
11			
12			

E_11	2004

NAME

5. Cache Me If You Can (30 points): You are designing the data cache for an embedded processor. Power is critical, so you do not want something too associative or too large. You consider the following two alternatives:

DM - A 2KB direct mapped cache with 16 byte block size SA - A 2KB 2-way set assertion a set) SA - A 2KB 2-way set associative cache with 16 byte block size

5	615.82.00	
211	2 7 6 PM	,l

a. Consider the performance of these caches on the given stream of byte addresses. Note that there are 6 unique byte addresses here – and that the sequence of six addresses is repeated to make 12 total addresses. Mark whether the DM and SA cache has a "hit" or "miss" for each address - i.e. whether or not the desired memory address is found in the cache. For the addresses – assume that "..." means all leading 0's. Assume that both caches are completely empty (all entries invalid) at the start of the stream. For the DM cache only, classify each miss as capacity, compulsory, or conflict (Miss Type).

	Address i	n Binary	1	Address in Decimal	DM Hit or Miss	Miss Type	SA Hit or Miss
	0110010100	1010010	0000	828704	M	Congressing	M
(0110010100			828680	M	Carr	M
Sure	0110010100	1010000	1100	828684	H		\mathcal{H}
J	0110010111	1010000	1000	834824	M	lomp x ii	M
(0110100100	- 5		860912	\sim	Compaling	M
1	0110100101	0101111	0000	862960	M	Compalary	<u> </u>
	0110010100	1010010	0000	828704	Н		Н
	0110010100	1010000	1000	828680	M	Confl. +	Н
	0110010100	1010000	1100	828684	μ		Н
	0110010111	1010000	1000	834824	M	(anflist	Н
	0110100100	010111	0000	860912	M	Conflit	14
	0110100101	010111	0000	862960	M	Confi.	1-1
			Ŷ				

F-11	2004
r a i	711114

b. You have an idea to try a compromise between the SA and DM caches: a pseudoassociative cache (PA cache). The PA cache will look exactly like a direct mapped cache, but if you do not find the block you are looking for at the index specified by your address, you will just check the next contiguous index for a hit in the next cycle. For example, if your address demands that you check index 12 of the PA cache, then you will check 12 first, then 13 in the next cycle. But you will *only* check 13 if the block you wanted is not in 12. This means that hits in the first location take 1 cycle, and hits in the second location take 2 cycles. If you miss in the second location, then it is a cache miss. If your index is the last entry of the cache, then your second access goes back to the first entry of the cache.

So a PA cache is just a direct mapped cache where you look in two places for a desired cache block.

The PA cache will be 2KB with a 16 byte block size.

Consider the performance of this cache on the same address stream. Mark whether the PA cache has a "hit" or "miss" for each address – i.e. whether or not the desired memory address is found in the cache. For the addresses – assume that "..." means all leading 0's.

	Address	n Binary		Address in Decimal	PA Hit or Miss
· [](110010100	1010010	0000	828704	Μ
(0110010100	1010000	1000	828680	M
(110010100	1010000	100	828684	+
10	110010111	1010000	1000	834824	Μ
](0110100100	D101111	0000	860912	M
(110100101	0101111	0000	862960	M
(110010100	1010010	0000	828704	H
0	110010100	1010000	1000	828680	\mathcal{H}
(110010100	1010000	1100	828684	H
0	110010111	1010000	1000	834824	H
(110100100	0101111	0000	860912	H
0	110100101	0101111	0000	862960	H

c. Assume that for a given workload, a hit in the PA cache will be in the first location 80% of the time, and in the second location 20% of the time. A hit in the first location takes 1 cycle and a hit in the second location takes 2 cycles. The PA cache has a 10% miss rate (so of the remaining 90% - 80% are in the first location and 20% are in the second location). The next level of the memory hierarchy is an L2 cache with a 5% miss rate and an access time of 10 cycles. The time to access main memory is 150 cycles. Calculate the average memory access time in cycles for this memory hierarchy. Show your work.

$$(.9)((.8)(1)+(.7)(2)+(.1)(2+(10+(0.05)(150))$$

$$(.9)(.8 + .4) + (.1)(2 + 17.5)$$

 $1.08 + 1.95$

6. Problem Solver (21 points): Given the following problems, suggest one solution and give one benefit and one drawback of the solution.

EXAMPLE

Problem: long memory latencies

Solution: Caches

benefit: low latency when the data is in the cache

drawback: when the cache misses, the latency becomes worse due to the cache access latency

We would not accept solutions like: "do not use memory", "use a slower CPU", etc

Problem: too many conflict misses in the data cache

Solution: Increase carke association benefit: less conflict mosses of maybe drawback:

Chele access latercy and power with increase Problem: too much traffic/contention on the bus to memory

Solution: benefit:___ drawback:

Problem: too many control hazards

Solution: branch prediction in her lance benefit: can avoid some hazards

drawback: Catro had not from playing

Problem: our use of daisy chaining to select a bus master is starving low priority devices

Solution: benefit: drawback:"

Problem: our ripple carry adder is too slow

Solution: Carry look which waller benefit: faster compatition of Cin's drawback: more land required, greate complexing


Problem: we want more instructions in the MIPS ISA


Solution: Variable length ISA benefit: more resources bits but instruction tooffent can remain similar drawback: complex lecaling

Problem: our page table takes up too much space in memory

Solution: ? level page take benefit: we can store product page sole to done drawback: page faults are must expense.

7. A Staggering Blow (25 points): Consider the 5-stage pipelined architecture – we use forwarding to avoid pipeline stalls. The following figure demonstrates the addition of forwarding paths as we examined in class.






Suppose that the ALU is the bottleneck to increasing your clock rate. One solution (used on the Pentium 4) is to use a *staggered* ALU. This is where the ALU is pipelined over two stages. In the first stage, the first half of the computation is done. In the second stage, the second half of the computation is done. As in the above diagram, you will need to add forwarding hardware to this new 6-stage pipeline.


0

First, let's look at the staggered ALU:



There are two ALUs in this figure – both are 16-bit ALUs. Suppose for the purposes of this problem that we are **not** supporting *slt*. The first ALU computes the desired operation on the lower 16 bits of the 32 bit registers A and B. The carry out (Cout) from this ALU is used as the Cin for the second ALU, which computes the desired operation on the upper 16 bits of the 32 bit registers A and B. The results of both ALUs together make up the 32 result of the operation on A and B.

The following diagram demonstrates how these ALUs will fit into the pipeline.



Note that there is no forwarding shown here. You will want to be able to support back to back instructions – like the following sequence:

add \$t0, \$t1, \$t2 and \$t3, \$t0, \$t4

If each 16-bit ALU is placed in a separate pipeline stage, the value of \$t0 should be forwarded from the add to the and without any stalling. First, the result of the lower 16 bit sum is forwarded to the and as it enters the first adder, and then the result of the upper 16 bit sum is forwarded to the and as it enters the second adder. We have started the datapath and forwarding logic for the diagram below, just as was done for the 5 stage pipeline in Figure 7.1 above. Complete this modification by adding muxes and wires – label all wires that you add. You do not need to design the internals of the forwarding units – this should be just as was done in Figure 7.1.

