

CS M151B / EE M116C  
Midterm Exam

All work and answers should be written directly on these pages, use the backs of pages if needed.

This is an open book, open notes quiz – but you cannot share books or notes.

We will follow the departmental guidelines on reporting incidents of academic dishonesty – do not make us enforce the rules. Keep your eyes on your own exam!

<p style="text-align: center;"><i>solution</i></p> <p>NAME: _____</p> <p>ID: _____</p>
--

Do not write anything in the area below on this page:

Problem 1: \_\_\_\_\_ (10)

Problem 2: \_\_\_\_\_ (40)

Problem 3: \_\_\_\_\_ (50)

Total: \_\_\_\_\_ (out of 100)

1. **Tradeoffs (10 points):**

- a. Assume that the single cycle datapath we covered in class executes an application which has a mix of 25% lw instructions, 15% sw instructions, 20% beq instructions, and 40% R-type instructions. Given this particular mix of instructions, what is the CPI of the single cycle datapath?

CPI: 1

- b. The pipelined datapath we covered in class may ultimately reach a steady state where one instruction is in each stage of the pipeline. Assuming no hazards, how many cycles would it take for the 5-stage pipeline we covered in class to reach the steady state?

Cycles: 5 or 4  
(Full pipeline or empty pipeline)

- c. Data hazards may be resolved in software through code reordering or nop insertion. Another option is to use stalls in hardware to avoid data hazards. Compare these two alternatives:

- i CPI would likely be smaller with the software approach compared to the hardware approach. (fill in the blank with the word **larger** or **smaller**)

- ii Instruction count would likely be larger with the software approach compared to the hardware approach. (fill in the blank with the word **larger** or **smaller**)


2. **BEQM (40 points):** Consider the single-cycle processor implementation. Your task will be to augment this datapath with a new instruction: the *beqm* instruction. This instruction will be an I-type instruction, and will have the following effect:

```
if (R[rt]==SE(I))  
    PC=M[R[rs]]  
else  
    PC=PC+4
```

**Implement your solution on the following two pages.** All other instructions must still work correctly after your modifications. You should not add any new ALUs, register file ports, or ports to memory.

There are multiple solutions to this problem and all of them have been given full credit in case of correctness.  
Only one of them shown here:

3  
 ALU-result → 0  
 memory → 1  
 Read-data



1  
 sign  
 Extend → 1  
 Read  
 Data 1 → 0  
 begin

2  
 Read  
 Data 1 → 1  
 ALU-result → 0  
 Data Memory  
 Address  
 begin

### Main Controller


Input or Output	Signal Name	R-format	lw	sw	Beq	
Inputs	Op5	0	1	1	0	
	Op4	0	0	0	0	
	Op3	0	0	1	0	
	Op2	0	0	0	1	
	Op1	0	1	1	0	
	Op0	0	1	1	0	
Outputs	RegDst	1	0	X	X	<u>X</u>
	ALUSrc	0	1	1	0	<u>0</u>
	MemtoReg	0	1	X	X	<u>X</u>
	RegWrite	1	1	0	0	<u>0</u>
	MemRead	0	1	0	0	<u>1</u>
	MemWrite	0	0	1	0	<u>0</u>
	Branch	0	0	0	1	<u>1</u>
	ALUOp1	1	0	0	0	<u>0</u>
	ALUOp0	0	0	0	1	<u>1</u>
<u>Beqm</u>		<u>0</u>	<u>0</u>	<u>0</u>	<u>0</u>	<u>1</u>

### ALU Controller

Opcode	ALUOp	instruction	function	ALU Action	ALUCtrl
Lw	00	load word	XXXXXX	add	010
Sw	00	store word	XXXXXX	add	010
Beq	01	branch equal	XXXXXX	subtract	110
R-type	10	add	100000	add	010
R-type	10	subtract	100010	subtract	110
R-type	10	AND	100100	AND	000
R-type	10	OR	100101	OR	001
R-type	10	SLT	101010	SLT	111

Beqm    01    BEQM    XXXXXX    subtract    110

3. **Pipelining (50 points):** Consider the 5-stage scalar pipeline we have explored in class, shown below.



Branches are resolved in the MEM stage as shown in the figure above. Assume that instruction and data memory are perfect – i.e. accesses only take a single cycle. Further assume that the pipeline is extended to be able to handle *addi* and *j* instructions. These extensions still result in a 5-stage pipeline.

The following instruction sequence will be executed on this architecture:

```

THERE:    addi $t2, $t2, 16
          lw  $t0, 4 ($t2)
          bne $t0, $s0, HERE
          lw  $t1, 8 ($t2)
          j   ADDIT
HERE:     lw  $t1, 12 ($t2)
ADDIT:    addu $s2, $t1, $s2
          bne $s1, $t2, THERE
  
```

This sequence has two conditional branches (i.e. *bne*’s). The *bne* to HERE is taken every other time it executes – i.e. the value loaded into \$t0 by the first *lw* instruction is not equal to the value in \$s0 50% of



[illegible]

the time. You may assume that the first time the *bne* to HERE is encountered, the branch is taken. The next time it will be not taken, and so on.

The *bne* to THERE is taken once and then not taken – so it will be executed two times all together. You only need to track the second instance of the *bne* to THERE, and do not need to worry about the instruction after that second execution of the *bne* to THERE.


I suggest that you take some time to understand what exactly the instruction sequence is doing before continuing with the rest of the problem.

- a. First assume that data hazards are handled with full forwarding and branch hazards are handled by a static prediction where all branches (including jumps) are predicted not taken. This simplifies the hardware design since we do not need to worry about early determination of the branch target. We are going to determine how many cycles it will take to finish the second instance of the *bne* to THERE. Fill in the table on the following page to show when each instruction is in each stage of the pipeline. The first instruction has been done for you. Make sure you show your work in the table.

Total # of cycles: 29 (40 points)



- b. Now let's try a dynamic branch predictor. Assume the 2-bit dynamic branch predictor from class:



The branch predictor is accessed in the instruction fetch stage to determine whether a particular branch is taken or not taken. Assume that we have some other structure to predict whether an instruction is a branch in the instruction fetch stage, and to what target address the branch may go.

The branch predictor will have eight entries – each entry will hold two bits. The two bits will represent one of the four states of the above FSM – 11 represents the strongly biased predict taken state in the upper left, 10 represents the predict taken state in the upper right, 01 represents the predict not taken state in the lower right, and 00 represents the predict not taken state in the lower left. The branch predictor initially has the following entries:

PC		index	
500	←	0	01
504	←	1	10
508	←	2	00
512	←	3	01
516	←	4	11
520	←	5	00
524	←	6	01
528	←	7	10

The predictor is indexed as:  $(PC \gg 2) \% 8$ . Where % is the modulo operation. The *addi* instruction is stored at address 500. For the two instances of *bne* instruction to THERE, will the predictor correctly predict the branch direction?

1<sup>st</sup> instance of the *bne* to THERE: correct (correct or incorrect?) (5 points)

2<sup>nd</sup> instance of the *bne* to THERE: in correct (correct or incorrect?) (5 points)