

CS M1518 HW7

55

5.5 1) Offset is 5 bits

Cache block size = 2^5 bytes = 32 bytes

With word size as 4 bytes, the block size is 8 words

2) Index is 5 bits

The cache has 2^5 , or 32 entries

3) Let's assume there is 1 valid bit for each tag

For each block (8 words) we have:

- $(8 \text{ words}) \times (32 \frac{\text{bits}}{\text{word}}) = 256 \text{ data bits}$
- 22 tag bits
- 1 valid bit

Total bits for one block: $256 + 22 + 1 = 279 \text{ bits}$

Total bits for implementation = $\frac{279}{256} = \boxed{1.089}$
Data Storage Bits

| 4) | Address | Index | Offset | Hit/Miss | Replace? | Final Value? |
|----|---------|---------|--------------------|----------|----------|--------------|
| | 0 | 00000 x | 00000 ¹ | M | N | N |
| | 4 | 00000 x | 00100 ² | H | N | N |
| | 16 | 00000 x | 10000 ³ | H | N | N |
| | 132 | 00100 A | 00100 ⁵ | M | N | N |
| | 232 | 00111 | 01000 | M | N | Y |
| | 160 | 00101 | 00000 | M | N | N |
| | 1024 | 00000 x | 00000 ¹ | M | Y | N |
| | 36 | 00000 x | 11110 ³ | M | Y | N |
| | 140 | 00100 A | 01100 | H | N | N |
| | 3100 | 00000 x | 11100 ² | M | Y | Y |
| | 180 | 00101 | 10100 | H | N | Y |
| | 2180 | 00100 A | 00100 | M | Y | Y |

5) There were 12 total references

There were 4 hits.

$$4/12 = \boxed{0.33 \text{ hit ratio}}$$

* 6) {00100, 0010, mem(2176)}

{00101, 0000, mem(160)}

{00000, 0011, mem(3072)}

{00111, 0000, mem(224)}

1157 5.10

Main Memory: 70ns 36% of instructions

| | LI Size | LI Miss Rate | LI Hit Time |
|----|---------|--------------|-------------|
| P1 | 2KB | 8% | 0.66ns |
| P2 | 4KB | 6% | 0.90ns |

$$1) P1: \frac{1}{0.66} = 1.515 \text{ GHz}$$

$$P2: \frac{1}{0.90} = 1.11 \text{ GHz}$$

$$2) \text{AMAT} = \text{Hit Time} + (\text{Miss Rate} \times \text{Miss Penalty})$$

$$P1: 0.66\text{ns} + (0.08 \times 70\text{ns}) = 6.26\text{ns}$$

$$P2: 0.90\text{ns} + (0.06 \times 70\text{ns}) = 5.1\text{ns}$$

$$3) \text{TCPI} = \text{BCPI} + \underbrace{\left[\frac{\text{Memory Access Time} \times \text{Miss Rate}}{\text{Hit Time}} \right]}_{\text{MCPI}} \times \text{Percent of Memory Instructions}$$

$$P1: 1.0 + \left[\frac{70 \times 0.08}{0.66} \right] \times 0.36 = 4.05$$

$$P2: 1.0 + \left[\frac{70 \times 0.06}{0.90} \right] \times 0.36 = 2.68$$

$$4) \text{AMAT with L2: LI hit time} + \text{LI Miss Rate} \times [\text{L2 Hit Time} + (\text{L2 Miss Rate} \times \text{Miss Penalty})]$$

$$P1: 0.66\text{ns} + 0.08 \times [5.62\text{ns} + (0.95 \times 70\text{ns})] = 6.43\text{ns}$$

The AMAT is slightly worse with the additional L2 cache

$$5) \text{BCPI} + \underbrace{\left[\frac{\text{LI Miss Rate} \times (\text{L2 Hit Time} + \text{L2 Miss Penalty})}{\text{LI Hit Time}} \right]}_{\text{MCPI}} \times \text{Percent of Instructions}$$

$$1.0 + 0.36 \left[\frac{0.08 \times (5.62 + 0.95 \times 70)}{0.66} \right]$$

$$= 4.15$$

$$\text{TCPI} = 4.15$$

$$6) 1.0 + 0.36 \left[\frac{0.08 \times (5.62 + x \cdot 70)}{0.66} \right] < 4.05$$

$$x < 0.918 \quad \text{Miss rate would have to be less than 91.8\%}$$

$$7) 1.0 + 0.36 \left[\frac{0.08 \times (5.62 + x \cdot 70)}{0.66} \right] < 2.68$$

$$x < 0.470 \quad \text{Miss rate would have to be less than 47\%}$$

5.12 i) First Level Only

$$TCPI = BCPI + MCPI$$

$$= BCPI + (L1miss \times \text{main memory access})$$

$$= 1.5 + (0.07 \times 100) \times 2 \text{ GHz}$$

$$= 1.5 + (0.07 \times 200) = 15.5$$

Main memory doubled

$$= 1.5 + (0.07 \times 200) \times 2 \text{ GHz}$$

$$= 1.5 + (0.07 \times 400) = 29.5$$

Second Level Direct Mapped

$$TCPI = BCPI + MCPI$$

$$= BCPI + (L1miss \times L2access + L2miss \times \text{main memory access})$$

$$= 1.5 + [(0.07 \times 6 \text{ ns}) + (0.035 \times 100 \text{ ns} \times 2 \text{ GHz})]$$

↑
12 cycles, 2 GHz

$$= 8.92$$

Main memory doubled

$$= 1.5 + [(0.07 \times 6) + (0.035 \times 200 \text{ ns} \times 2 \text{ GHz})] = 15.92$$

Second level 8-way set associative

$$TCPI = BCPI + MCPI$$

$$= BCPI + (L1miss \times L2access + L2miss \times \text{main memory access})$$

$$= 1.5 + [(0.07 \times 14 \text{ ns}) + (0.015 \times 100 \text{ ns} \times 2 \text{ GHz})] =$$

↑
28 cycles, 2 GHz

$$= 5.48$$

Main memory doubled

$$= 1.5 + [(0.07 \times 14 \text{ ns}) + (0.015 \times 200 \text{ ns} \times 2 \text{ GHz})] =$$

$$= 8.48$$

2) $TCPI = BCPI + MCP1$

$$= BCPI + (L1miss \times L2miss \times L3access + L3miss \times \text{main memory access})$$

$$= 1.5 + (0.07 \times 0.035 \times 25ns) + (0.13 \times 100ns \times 26Hz)$$

\uparrow
50 cycles, 26Hz

= 27.56 - this is slower! L3 has a high miss rate advantage

• can be more efficient if implemented well, might lower CPI as there are fewer memory access

disadvantage

- complex cache structure
- more complicated hardware requirements
- increased cycle time

3) 512 KB 4% miss rate

additional 512KB lowers miss rate 0.7%.

50 cycle access time

Use equation from second level direct mapped

$$TCPI = 1.5 + [(0.07 \times 25) + (x \cdot 100 \cdot 2)] = 8.92$$

\uparrow
50 cycles, 26Hz

$$x = 0.0283$$

miss rate must be 2.8%

We need to increase by 512KB twice then, to decrease miss rate to 2.6%.

Thus the cache must be 1536 KB large