

Midterm M151B

1. Increased register file size - reduce spilling
increase register field, decrease others
 - a) Instruction Count could decrease as we have to access memory less with reduced spilling. Same
 - b) CPI could increase in the case of I-type, where it might take more steps to use the immediate. Same
 - c) CT should decrease
2. New transistor with lower latency
 - a) IC should stay the same, didn't recompile
 - b) CPI could decrease as instructions may be faster with the new transistor
 - c) CT should be same, software changes shouldn't affect CT on hardware side
3. Compiler avoids single complex multi cycle
Now uses simple instructions that run in fewer cycles
 - a) IC increase, more simple instructions to replace complex ones
 - b) CPI decrease, simpler instructions need fewer cycles
 - c) CT decrease, could have shorter cycle time for simpler instructions

4.	R type	LW	SW	Branch
	7	9	6	5
	40%	30%	10%	20%
	$(0.4 \times 7) + (0.3 \times 9) + (0.1 \times 6) + (0.2 \times 5) = 7.1 \text{ CPI}$			

5. One multiplier for odd bits, one for even bits

a) 9 nanoseconds for each iteration of the multiplication unit (original one)
multiply two 32 bit integers means 31 additions/shifts
 $31 \times 9 = 279 \text{ nanoseconds}$

b) For the new design, we are working in parallel so we effectively "halve" the time of the original multiplier.
we then add 9 nanoseconds to compute the sum.
There will be 2 16-bit multiplications that get added. So effectively it is

$$(15 \times 9) + 9 =$$

I will just use normal letters,

the greek symbols confuse me

Alpha = A, Beta = B, Gamma = C, Delta = D, Epsilon = E

6. Delay: $(K+6)T$, where K is the fan-in of the gate.

$$G_0: A_0 B_0$$

↳ 2 input AND, 8T

$$P_0: A_0 \oplus B_0$$

↳ 2 input XOR, 8T

$$G_{25}: G_E + G_D P_E + G_C P_D P_E + G_B P_C P_D P_E + G_A P_B P_C P_D P_E + C_0 P_A P_B P_C P_D P_E$$

↳ 8T (to generate G, P) + 12T (6 AND) + 12T (6 OR) = 32T

$$P_{25}: P_A P_B P_C P_D P_E$$

↳ 8T + 11T (5 AND) = 19T

G_x : The G that govern a 5bit CLA should be the same.

Thus, G_x and G_{25} should be the same as they are

both 5bit CLA (even though G_{25} "bit" is technically another 5bit CLA)

P_x : Same reasoning as G_x . P_{25} and P_x should be the same.

$$C_{25}: G_E + G_D P_E + G_C P_D P_E + G_B P_C P_D P_E + G_A P_B P_C P_D P_E + C_0 P_A P_B P_C P_D P_E$$

↳ 12T + 12T + 19T = 43T

$$C_{50}: G_E + G_D P_E + G_C P_D P_E + G_B P_C P_D P_E + G_A P_B P_C P_D P_E + C_{25} P_A P_B P_C P_D P_E$$

↳ C_{25} takes 43T + 12T + 12T = 67T

$$C_{45}: G_D + G_C P_D + G_B P_C P_D + G_A P_B P_C P_D + C_{40} P_A P_B P_C P_D$$

↳ 11T + 11T + 32T = 54T

$$C_{49}: G_{48} + G_{47} P_{48} + G_{46} P_{47} P_{48} + G_{45} P_{46} P_{47} P_{48} + C_{45} P_{45} P_{46} P_{47} P_{48}$$

↳ 54T + 11T + 11T = 76T

$$S_{49}: (A_{49} \oplus B_{49}) \wedge C_{49} =$$

↳ 76 + 8 = 84T

Max delay is finding S_{49} , 84T

8. 200 billion instructions 3 GHz

LW	SW	R-type	Branch	Jump
40%	10%	30%	15%	5%

CPI = 1 (single cycle)

$$CT = \frac{1}{3} \times 10^{-9}$$

IC = 200 billion

$$ET = 1 \times \left(\frac{1}{3} \times 10^{-9}\right) \times 200 \text{ billion} = 66.67 \text{ s}$$

CPI = 1 (still single cycle)

$$CT = \left(\frac{1}{3} \times 10^{-9}\right) + \left(0.3 \times 10^{-9}\right)$$

↑ additional 300 picoseconds

IC = 200 billion

25% of loads

25% of 40% → 10%


Now we have 90% of original

$$ET = 1 \times \left[\left(\frac{1}{3} \times 10^{-9}\right) + \left(0.3 \times 10^{-9}\right)\right] \times (0.9 \times 200 \text{ billion})$$

$$ET = 114 \text{ s}$$

9. $a = b$ Zero = 1

$a \neq b$ Zero = 0 → invert will be 1



Main Controller					
Input or Output	Signal Name	R-format	lw	sw	Beq
Inputs	Op5	0	1	1	0
	Op4	0	0	0	0
	Op3	0	0	1	0
	Op2	0	0	0	1
	Op1	0	1	1	0
	Op0	0	1	1	0
Outputs	RegDst	1	0	X	X
	ALUSrc	0	1	1	0
	MemtoReg	0	1	X	X
	RegWrite	1	1	0	0
	MemRead	0	1	0	0
	MemWrite	0	0	1	0
	Branch	0	0	0	1
	ALUOp1	1	0	0	0
	ALUOp0	0	0	0	1

I can't submit the data path for some reason, I will submit it with the rest of my work

ALU Controller					
Opcode	ALUOp	instruction	function	ALU Action	ALUCtrl
Lw	00	load word	XXXXXX	add	010
Sw	00	store word	XXXXXX	add	010
Beq	01	branch equal	XXXXXX	subtract	110
R-type	10	add	100000	add	010
R-type	10	subtract	100010	subtract	110
R-type	10	AND	100100	AND	000
R-type	10	OR	100101	OR	001
R-type	10	SLT	101010	SLT	111

R-type 10 WTF Unique subtract 110

WTF C

0

0

0

0

0

0

0

0

1