

!

I completed this assignment entirely on my own, except for discussions with Drama Xu

Ethan Wong
CSMS1A

Homework #5

Display :	Hours	Minutes	Seconds
	HH	MM	SS

Definitions

HH: 4-bit counter that counts from 1 - 12 \rightarrow 4 input 7 segment display

MM: 3-bit counter that counts from 0 - 5

SS: 4-bit counter that counts from 0 - 9

SS: 3-bit counter that counts from 0 - 5

SS: 4-bit counter that counts from 0 - 9

Logic


The idea is to have a 1Hz clock pulse that gets applied to the SS counter once after every second. SS will count up to 9 (1001_2) and then reset to 0 (0000_2). When SS becomes 0, a clock signal is generated to SS, which counts from 0-5. When SS becomes 5 (101_2) and SS becomes 9, the next clock pulse sets SS and SS back to zero. After this, the clock signal is generated and applied to MM. MM and HH basically work in the same fashion as SS and SS since seconds and minutes both count from 0-59. When MM is set back to zero, a clock signal is generated to HH to signify that an hour has passed.

Block Diagram

B7S : BCD to

7 segment display

Converter (decoder)




These are all the 7-segment displays
(created in assignment 2)


(2)

Circuit for BCD to 7-segment display decoder

This is based off the truth table from tlw@2, so I won't rewrite the



Circuit for Binary to BCD



$$W = (A \cdot B) + (A \cdot C)$$

$$X = A \cdot B' \cdot C'$$

$$Y = (A' \cdot B) + (B \cdot C)$$

$$Z = (A \cdot B \cdot C') + (A' \cdot C)$$

$$E = D$$

Truth tables and K-maps are on the next page.

(3)

Truth Table, Karnaugh Maps for Binary to BCD

Input: Binary Code

Output : BCD Code

A	B	C	D	W	X	Y	Z	E
0	0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	0	1
0	0	1	0	0	0	0	1	0
0	0	1	1	0	0	0	1	1
0	1	0	0	0	0	1	0	0
0	1	0	1	0	0	1	0	1
0	1	1	0	0	0	1	1	0
0	1	1	1	0	0	1	1	1
1	0	0	0	0	1	0	0	0
1	0	0	1	0	1	0	0	1
1	0	1	0	1	0	0	0	0
1	0	1	1	1	0	0	0	1
1	1	0	0	1	0	0	1	0
1	1	0	1	1	0	0	1	1
1	1	1	0	1	0	1	0	0
1	1	1	1	1	0	1	0	1

	AB \ CD	00	01	11	10
W:	00	0	0	0	0
	01	0	0	0	0
	11	1	1	1	1
	10	0	0	1	1

	AB \ CD	00	01	11	10
X:	00	0	0	0	0
	01	0	0	0	0
	11	0	0	0	0
	10	1	1	0	0

	AB \ CD	00	01	11	10
Y:	00	0	0	0	0
	01	1	1	1	1
	11	0	0	0	0
	10	0	0	0	0

$$W = (A \cdot B) + (A \cdot C)$$

$$X = A \cdot B' \cdot C'$$

$$Y = (A' \cdot B) + (B \cdot C)$$

	AB \ CD	00	01	11	10
Z:	00	0	0	1	1
	01	0	0	1	1
	11	1	1	0	0
	10	0	0	0	0


$$Z = (A \cdot B \cdot C') + (A' \cdot C)$$

	AB \ CD	00	01	11	10
E:	00	0	1	1	0
	01	0	1	1	0
	11	0	1	1	0
	10	0	1	1	0

$$E = D$$

(4)

0-5 counter (used for M1, S1)



②	state table	current state	0	1	2	3	4	5
		next state	1	2	3	4	5	0

③ State reduction: none

④ # of flip flops: 3

⑤ State assignment: 0-000 1-001 2-010 3-011 4-100 5-101

⑥ Type of flip flop: JK flip flop (most flexible)

⑦ Full state table with flip-flop excitations, K-maps

	current state			next state			flip flop excitations					
	A	B	C	A	B	C	JA	KA	JB	KB	JC	KC
0	0	0	0	0	0	1	0	X	0	X	1	X
1	0	0	1	0	1	0	0	X	1	X	X	1
2	0	1	0	0	1	1	0	X	X	0	1	X
3	0	1	1	1	0	0	1	X	X	1	X	1
4	1	0	0	1	0	1	X	0	0	X	1	X
5	1	0	1	0	0	0	X	1	0	X	X	1

JA	a	b	c	00	01	11	10
	0	0	0	1	0		
	1	X	X	(X)	X		

$$JA = B \cdot C$$

KA	a	b	c	00	01	11	10
	0	X		X	X		X
	1	0		(1)	X		X

$$KA = C$$

JB	a	b	c	00	01	11	10
	0	0	1	X	(X)	X	
	1	0	0	X	X		

$$JB = A' \cdot C$$

KB	a	b	c	00	01	11	10
	0	X		X	(1)	1	0
	1	X		X	X	(X)	X

$$KB = C$$

JC	a	b	c	00	01	11	10
	0	1	X	X	1		
	1	1	X	X	X		


$$JC = 1$$

KC	a	b	c	00	01	11	10
	0	X		1	1	1	X
	1	X		1	1	X	X

$$KC = 1$$

(5)

(8) Circuit Diagram




(9) Unused States

Current State A B C	Flip-Flop Excitations					Next State A B C	Stable?
	J _A	K _A	J _B	K _B	J _C	K _C	
1 1 0	0	0	0	0	1	1	1 1 1 Yes
1 1 1	1	1	0	1	1	1	0 0 0 Yes

0-9 counter (used for M₀, S₀)

(1)



(2)

state	current state	0	1	2	3	4	5	6	7	8	9
table	next state	1	2	3	4	5	6	7	8	9	10

(3)

state reduction: none

(4)

of flip-flops : 4

(5)

state assignment : 0 - 0000 1 - 0001 2 - 0010 3 - 0011

4 - 0100 5 - 0101 6 - 0110 7 - 0111 8 - 1000 9 - 1001

unused states : 10 - 1010 11 - 1011 12 - 1100 13 - 1101

14 - 1110 15 - 1111

(6)

Type of flip flop : JK flip flop (most flexible)

(6)

(7) Full state table with flip-flop excitations, K-maps

current state	next state	flip-flop excitations					
		A B C D	A B C D	JA KA	JB KB	JC KC	JD KD
0	0 0 0 0	0 0 0 1	0 X	0 X	0 X	1 X	
1	0 0 0 1	0 0 1 0	0 X	0 X	1 X	X 1	
2	0 0 1 0	0 0 1 1	0 X	0 X	X 0	1 X	
3	0 0 1 1	0 1 0 0	0 X	1 X	X 1	X 1	
4	0 1 0 0	0 1 0 1	0 X	X 0	0 X	1 X	
5	0 1 0 1	0 1 1 0	0 X	X 0	1 X	X 1	
6	0 1 1 0	0 1 1 1	0 X	X 0	X 0	1 X	
7	0 1 1 1	1 0 0 0	1 X	X 1	X 1	X 1	
8	1 0 0 0	1 0 0 1	X 0	0 X	0 X	1 X	
9	1 0 0 1	0 0 0 0	X 1	0 X	0 X	X 1	

AB \ CD	00	01	11	10	
JA	00	0	0	0	0
	01	0	0	1	0
	11	X	X	(X)	X
	10	X	X	X	X

AB \ CD	00	01	11	10	
KA	00	X	X	X	X
	01	X	X	X	X
	11	X	X	X	Y
	10	0	1	X	X

$$JA = B \cdot C \cdot D$$

$$KA = D$$

AB \ CD	00	01	11	10	
JB	00	0	0	1	0
	01	X	X	(X)	X
	11	X	X	X	X
	10	0	0	(X)	X

AB \ CD	00	01	11	10	
KB	00	X	X	(X)	X
	01	O	O	1	0
	11	X	X	X	X
	10	X	X	(X)	X

$$JB = C \cdot D$$

$$KB = C \cdot D$$

AB \ CD	00	01	11	10	
JC	00	0	1	X	X
	01	0	1	X	X
	11	X	X	X	X
	10	0	0	X	X

AB \ CD	00	01	11	10	
KC	00	X	X	1	0
	01	X	X	1	0
	11	X	X	X	X
	10	X	X	(X)	X

$$JC = A' \cdot D$$

$$KC = D$$

⑦


JD	AB	CD	00	01	11	10
00	1	X	X	1		
01	1	X	X	1		
11	X	X	X	X		
10	1	X	X	X		

$$JD = 1$$

KD	AB	CD	00	01	11	10
00	X		1	1	X	
01	X		1	1	X	
11	X		X	X	X	X
10	X		1	X	X	X

$$KD = 1$$

⑧ Circuit Diagram



⑨

Unused States


Flip-Flop Excitations

Next State

Stable


A B C D	JA KA JB KB JC KC JD KD	A B C D	Yes/No
1 0 1 0	0 0 0 0 0 0 1 1	1 0 1 1	Yes
1 0 1 1	0 1 1 1 0 1 1 1	0 1 0 0	Yes
1 1 0 0	0 0 0 0 0 0 1 1	1 1 0 1	Yes
1 1 0 1	0 1 0 0 0 1 1 1	0 1 0 0	Yes
1 1 1 0	0 0 0 0 0 0 1 1	1 1 1 1	Yes
1 1 1 1	1 1 1 1 0 1 1 1	0 0 0 0	Yes

ABC Circuit



⑥

1-12 State Counter



②	State : current state	1	2	3	4	5	6	7	8	9	10	11	12
	table next state	2	3	4	5	6	7	8	9	10	11	12	1

③ State reduction : none

④ # of flip flops 3

⑤ State assignments :

1 - 0001 2 - 0010

3 - 0011 4 - 0100 5 - 0101 6 - 0110 7 - 0111 8 - 1000 9 - 1001

10 - 1010 11 - 1011 12 - 1100

Unused states 13 - 1101 14 - 1110 15 - 1111 0 - 0000

⑥ Type of flip flop : JK flip flop (most flexible)

⑦ Full state table with flip-flop excitations, K-maps

	Current state	next state	flip-flop excitations									
			A	B	C	D	J A	K A	J B	K B	J C	K D
1	0 0 0 1	0 0 1 0	0	X	0	X	1	X	X	1		
2	0 0 1 0	0 0 1 1	0	X	0	X	X	0	1	X		
3	0 0 1 1	0 1 0 0	0	X	1	X	X	1	X	1		
4	0 1 0 0	0 1 0 1	0	X	X	0	0	X	1	X		
5	0 1 0 1	0 1 1 0	0	X	X	0	1	X	X	1		
6	0 1 1 0	0 1 1 1	0	X	X	0	X	0	1	X		
7	0 1 1 1	1 0 0 0	1	X	X	1	X	1	X	1		
8	1 0 0 0	1 0 0 1	X	0	0	X	0	X	1	X		
9	1 0 0 1	1 0 1 0	X	0	0	X	1	X	X	1		
10	1 0 1 0	1 0 1 1	X	0	0	X	X	0	1	X		
11	1 0 1 1	1 1 0 0	X	0	1	X	X	1	X	1		
12	1 1 0 0	0 0 1 0	X	1	X	1	1	X	0	X		

9.

⑥ JA

AB \ CD		00	01	11	10
00	X	0	0	0	
01	0	0	+	0	
11	X	X	X	X	
10	X	X	X	X	

$$JA = B \cdot C \cdot D$$

KA \ CD		00	01	11	10
00	X	X	X	X	
01	X	X	X	X	
11	1	X	X	X	
10	0	0	0	0	

$$KA = B$$

JB

AB \ CD		00	01	11	10
00	X	0	1	0	
01	X	X	X	X	
11	X	X	X	X	
10	0	0	1	0	

$$JB = C + D$$

KB \ CD		00	01	11	10
00	X	X	X	X	
01	0	0	1	0	
11	1	X	X	X	
10	X	X	X	X	

$$KB = (C \cdot D) + (A)$$

JC

AB \ CD		00	01	11	10
00	X	1	X	X	
01	0	1	X	X	
11	1	X	X	X	
10	0	1	X	X	

$$JC = D + (A \cdot B)$$

KC \ CD		00	01	11	10
00	X	X	1	0	
01	X	X	1	0	
11	X	X	X	X	
10	X	X	1	0	

$$KC = D$$

JD

AB \ CD		00	01	11	10
00	X	X	X	1	
01	1	X	X	1	
11	0	X	X	X	
10	1	X	X	1	

$$JD = A' + B'$$


KD \ CD		00	01	11	10
00	X	1	1	X	
01	X	1	1	X	
11	X	X	X	X	
10	X	1	1	X	

$$KD = 1$$

(10)

⑨	Unused States				Flip Flop Excitations				Next State				Stable Yes/No		
	A	B	C	D	J A K A	J B K R	J C K C	J D K D	A	B	C	D			
0	0	0	0	0	0	0	0	0	1	1	0	0	1	Yes	
13	1	1	0	1	0	1	1	1	0	1	0	0	1	Yes	
14	1	1	1	0	0	1	0	1	0	0	1	0	0	1	Yes
15	1	1	1	1	1	1	1	1	0	1	0	0	0	0	Yes

Circuit Diagram




(Sorry it's a bit messy, this one was complicated)


Note:

My final block diagram uses encoders and decoders that we designed as a class in discussion, so I didn't include their implementation.

Block Diagram for Entire Clock



B75 : Binary Decoder used to convert binary to input for 7-segment display



Displays As

