

I completed this assignment entirely on my own, except for discussions with Jiamin Xu

Ethan Wong
CS MSA

Assignment #4

1.

Half-Subtractor

X	Y	C	Diff.	y'	x'	X	y'	x'	X
0	0	0	0	1	0	0	0	1	1
0	1	1	1	1	1	0	1	0	0
1	0	0	1						
1	1	0	0						

Carry


Difference

$$\text{SOP } C = X' \cdot Y$$

$$\text{SOP } D = (X \cdot Y') + (X' \cdot Y)$$

$$\text{POS } C = (X') \cdot (Y)$$

$$\text{POS } D = (X + Y) \cdot (X' + Y')$$



Full-Subtractor

X	Y	C _i	C _o	Diff	X	Y	C _i	C _o	Diff
0	0	0	0	0	0	0	0	0	0
0	0	1	1	1	0	1	0	1	1
0	1	0	1	1	1	0	0	0	1
0	1	1	1	0	1	1	0	0	0
1	0	0	0	1					
1	0	1	0	0					
1	1	0	0	0					
1	1	1	1	1					

$$\text{SOP: } D = (X' \cdot Y' \cdot C_i) + (X' \cdot Y \cdot C_i) + (X \cdot Y' \cdot C_i) + (X \cdot Y \cdot C)$$


$$\text{POS: } D = (X + Y + C) \cdot (X + Y' + C') \cdot (X' + Y + C') \cdot (X' + Y' + C)$$

X	Y	C _i	C _o	Diff
0	0	0	0	0
0	1	0	1	1
0	1	1	1	0
1	0	0	0	1
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

$$\text{SOP: } (X' \cdot C) + (X' \cdot Y) + (Y \cdot C)$$


$$\text{POS: } (Y + C) \cdot (X' + Y) \cdot (X' + C)$$

Full subtractor Circuit Diagram



Block diagram for 4-bit subtractor

MS : Half
Subtractor
FS : Full
Subtractor



Gate Delay for 32-bit subtractor

31 FS : $31 \times (3 \text{ gate delays for } C_{out}) = 93 \text{ gate delays}$

1 HS : 2 gate delays

$$93 + 2 = \boxed{95 \text{ gate delays}}$$

2. Half-comparator

x	y	G	L
0	0	0	0
0	1	0	1
1	0	1	0
1	1	0	0

x'	y'	y
0	0	0
1	0	0

G

$$\text{SOP: } G = x \cdot y'$$


$$\text{POS: } G = x \cdot y'$$

x'	y'	y
0	1	1
0	0	0

L

$$\text{SOP: } L = x' \cdot y$$

$$\text{POS: } L = x' \cdot y$$



Full comparator

X	y	G _{in}	L _{in}	G _{out}	L _{out}
0	0	0	0	0	0
0	0	0	1	0	1
0	0	1	0	1	0
0	0	1	1	X	X
0	1	0	0	0	1
0	1	0	1	0	1
0	1	1	1	X	X
1	0	0	0	1	0
1	0	0	1	1	0
1	0	1	0	1	0
1	0	1	1	X	X
1	1	0	0	0	0
1	1	0	1	0	1
1	1	1	0	1	0
1	1	1	1	X	X

x y	G _{in} L _{in}	00	01	11	10
00	0	0	0	X	1
01	0	0	0	X	0
11	0	0	0	X	1
10	1	1	1	X	1

$$\text{SOP: } (y' \cdot G_{in}) + (x \cdot y') + (x \cdot G_{in})$$


$$\text{POS: } (x + G_{in}) \cdot (x + y') + (y' + G_{in})$$

x y	G _{in} L _{in}	00	01	11	10
00	0	0	1	X	0
01	1	1	1	X	1
11	0	0	1	X	0
10	0	0	0	X	0


$$\text{SOP: } (x' \cdot L_{in}) + (x' \cdot y) + (y \cdot L_{in})$$

$$\text{POS: } (y + L_{in}) \cdot (x' + y) \cdot (x' + L_{in})$$

Full comparator diagram



Block diagram for Full 4-bit comparator



96

Gate delays:

31 FC : $31 \times (3 \text{ gate delays}) = 93 \text{ gate delays}$




1 HC : 3 gate delays

$$93 + 3 = 96 \text{ gate delays}$$

* I had a bit of trouble understanding how a full comparator would work - I implemented it to the best of my understanding, I hope it makes sense. Also, sorry the circuit diagram is a little messy.

This is a diagram for a Vector Mux created out of scalar Muxes.


3.



G_{out}	$x_3 x_2 x_1 x_0$ (Output)	L_{out}	$y_3 y_2 y_1 y_0$ (Output)
0	$b_3 b_2 b_1 b_0$	0	$a_3 a_2 a_1 a_0$
1	$a_3 a_2 a_1 a_0$	1	$b_3 b_2 b_1 b_0$

This circuit diagram is for a Vector Mux, it shows how the vector Mux is created from numerous 2 to 1 scalar Muxes.

4. S : This is the sorting circuit from #3.
 I_0, I_1, I_2, I_3 are supposed to represent separate 4-bit inputs.



- #1 : Largest input
 #2 : 2nd largest input
 #3 : 3rd largest input
 #4 : Smallest input

$$\#1 \geq \#2 \geq \#3 \geq \#4$$