计算机系统结构实验 6 简单的类 MIPS 多周期流水化处理器实现

胡晨志 521021910107

摘要

在 lab06 中,在 lab 基础上设计简单的流水线 CPU。通过本次实验,可以更加熟悉 Verilog 模块 化编程,并加深对流水线和 hazard 的认识和理解。

关键字: Vivado, Verilog

1 实验目的

理解 CPU Pipeline、流水线冒险及相关性,在 lab5 基础上设计简单流水线 CPU

2 原理分析

本次实验中我完成了lw, sw, beq, bne, add, sub, and, or, slt, j, sll, srl, jr等 13条指令。

本次实验的主要难点在于 fowarding。上述指令中beq, bne, jr和其余 R 型指令均需要用到 fowarding。在实现过程中,先得到 fowarding 的条件,通过条件判断是否 foward。实现时须注意 foward 的优先级,越早的阶段优先级越高。

3 功能实现

这里主要介绍顶层模块的设计。

3.1 常用管线

首先是各个流水线寄存器所用到的管线和其他常用管线的定义,如 </>CODE 1 所示。

⟨♪ CODE 1: 常用管线.v

```
// Pipeline stage registers
// IF/ID
wire [31:0] IFID_pcPlus4, IFID_instr;
wire [4:0] IFID_INSTRS = IFID_instr[25:21], IFID_INSTRT =
IFID_instr[20:16],
```

取址阶段 2

```
IFID_INSTRD = IFID_instr[15:11];
wire BRANCH;
wire JUMP;
wire JUMP REGISTER;
// ID/EX
wire [31:0] IDEX readData1, IDEX readData2, IDEX immSext;
wire [4:0] IDEX instrRs, IDEX instrRt, IDEX instrRd;
wire [8:0] IDEX ctrl;
wire [1:0] IDEX ALUOP = IDEX ctrl[7:6];
wire IDEX_REGDST = IDEX_ctrl[8], IDEX_ALUSRC= IDEX_ctrl[5],
    IDEX_BRANCH = IDEX_ctrl[4], IDEX_MEMREAD = IDEX_ctrl[3],
    IDEX MEMWRITE = IDEX ctrl[2], IDEX REGWRITE = IDEX ctrl[1],
    IDEX MEMTOREG = IDEX ctrl[0];
wire [4:0] DST_REG;
wire [31:0] ALU_RES;
// EX/EM
wire [31:0] EXMEM aluRes, EXMEM writeData;
wire [4:0] EXMEM dstReg;
wire [4:0] EXMEM ctrl;
wire EXMEM zero;
wire EXMEM_BRANCH = EXMEM_ctrl[4], EXMEM_MEMREAD = EXMEM_ctrl
[3],
    EXMEM MEMWRITE = EXMEM ctrl[2], EXMEM REGWRITE = EXMEM ctrl
[1],
    EXMEM MEMTOREG = EXMEM ctrl[0];
// MEM/WB
wire [31:0] MEMWB readData, MEMWB aluRes;
wire [4:0] MEMWB dstReg;
wire [1:0] MEMWB ctrl;
wire MEMWB REGWRITE = MEMWB ctrl[1], MEMWB MEMTOREG = MEMWB ctrl
[0];
```

3.2 取址阶段

取址阶段,PC 在时钟上升沿更新的。由于插入停顿时程序不能向前执行,所以PC 和IF/ID 流水线寄存器此时不能更新。同时,为了解决控制冒险,在出现条件跳转时,需要将之前取出的指令清除(flush)。分支和跳转的条件将会在之后介绍。该阶段顶层模块如</>CODE 2 所示,PC 和 IF/ID 寄存器如</>CODE 2 和</>CODE 3 所示。

</> CODE 2: 取址阶段

```
// Instruction Fetch Stage
wire [31:0] PC;
```

取址阶段 3

```
wire [31:0] PC_PLUS_4, BRANCH_ADDR, JR_DST, SELECT_PC_A,
SELECT PC B, NEXT PC, IF INSTR;
assign JUMP = IF INSTR[31:26] == 6'b000010 ? 1 : 0;
assign PC PLUS 4 = PC + 4;
MUX_32bits selectPCMux_A(.Input2(PC_PLUS_4), .Input1({PC_PLUS_4
[31:28], IF INSTR[26:0], 2'b00}),
     .Out(SELECT PC A), .sel(JUMP));
MUX 32bits selectPCMux B(.Input2(SELECT PC A), .Input1(JR DST),
     .Out(SELECT PC B), .sel(JUMP REGISTER));
MUX_32bits nextPCMux(.Input2(SELECT_PC_B), .Input1(BRANCH_ADDR),
 .Out(NEXT_PC),
     .sel(BRANCH));
InstMemory instrMem(.ReadAddress(PC), .Instruction(IF INSTR));
PC mainPC(.Clk(clk), .reset(reset), .STALL(STALL), .NEXT PC(
NEXT_PC), .PC(PC));
buffer1 IFID(.Clk(clk), .stall(STALL), .branch(BRANCH), .
PC PLUS 4 (PC PLUS 4),
     .IF INSTR(IF INSTR), .IFID instr(IFID instr), .IFID pcPlus4(
IFID pcPlus4));
```

</bd> ⟨⟨> CODE 3: PC.v

```
`timescale 1ns / 1ps
module PC(
   input Clk,
    input reset,
    input STALL,
    input [31:0] NEXT_PC,
    output [31:0] PC
    );
    reg [31:0] pc;
    initial begin
       pc = 0;
    end
    always @ (reset)
        pc = 0;
    always @(posedge Clk)
    if(!STALL)
        begin
            pc <= NEXT PC;
```

译码阶段 4

```
end
assign PC = pc;
endmodule
```

</> ⟨⟩ CODE 4: buffer1.v

```
`timescale 1ns / 1ps
module buffer1(
    input Clk,
    input reset,
    input stall,
    input branch,
    input [31:0] PC_PLUS_4,
    input [31:0] IF INSTR,
    output [31:0] IFID_instr, IFID_pcPlus4
    reg [31:0] pcPlus4;
    reg [63:32] instr;
    always @(reset)
    begin
        pcPlus4 = 0;
        instr = 0;
    end
    always @(posedge Clk)
    begin
        if (!stall)
        begin
            pcPlus4 <= PC_PLUS_4;</pre>
            instr <= IF_INSTR;</pre>
        end
        if (branch)
            instr <= 0;
    end
    assign IFID instr = instr, IFID pcPlus4 = pcPlus4;
endmodule
```

3.3 译码阶段

这里的实现中,将跳转的判定和跳转地址的计算移到了译码阶段,只要寄存器读出的数据相等就可以跳转。这是为了减少对流水线寄存器清除的次数,提高执行效率,同时也也有利于简化流水线。

需要注意分支指令和寄存器跳转指令可能产生数据冒险,故此处加入了 fowarding。译码阶段 顶层模块代码如 </>CODE 4 所示。buffer2 的实现与 buffer1 类似,这里不作赘述。

译码阶段 5

</> CODE 5: 译码阶段

```
// Decode Stage
wire [8:0] CTRL OUT;
Ctr mainCtr(.OpCode(IFID_instr[31:26]), .RegDst(CTRL OUT[8]),
     .ALUOp(CTRL OUT[7:6]), .ALUSrc(CTRL OUT[5]), .Branch(
CTRL OUT[4]),
     .MemRead(CTRL OUT[3]), .MemWrite(CTRL OUT[2]), .RegWrite(
CTRL OUT[1]),
     .MemToReg(CTRL OUT[0]));
wire [31:0] READ DATA 1, READ DATA 2, REG WRITE DATA;
Registers regs(.Clk(clk), .readReg1(IFID_INSTRS), .readReg2(
IFID INSTRT),
     .writeReg(MEMWB dstReg), .writeData(REG WRITE DATA),
     .regWrite(MEMWB REGWRITE), .reset(reset), .readData1(
READ DATA 1),
     .readData2(READ DATA 2));
wire [31:0] IMM SEXT;
 signext sext(.inst(IFID instr[15:0]), .out(IMM SEXT));
wire [31:0] IMM SEXT SHIFT = IMM SEXT << 2;
wire BRANCH FWD ID A =
     IDEX ctrl[1] & DST REG != 0 & DST REG == IFID INSTRS;
 wire BRANCH FWD ID B =
     IDEX ctrl[1] & DST REG != 0 & DST REG == IFID INSTRT;
wire BRANCH FWD EX A =
     EXMEM REGWRITE & EXMEM dstReg != 0 & EXMEM dstReg ==
IFID INSTRS;
wire BRANCH FWD EX B =
     EXMEM REGWRITE & EXMEM dstReg != 0 & EXMEM dstReg ==
IFID_INSTRT;
wire BRANCH FWD MEM A =
     MEMWB REGWRITE & MEMWB dstReg != 0 &
     !(EXMEM REGWRITE & EXMEM dstReg != 0 & EXMEM dstReg !=
IFID INSTRS) &
     MEMWB dstReg == IFID INSTRS;
wire BRANCH FWD MEM B =
     MEMWB REGWRITE & MEMWB dstReg != 0 &
     !(EXMEM REGWRITE & EXMEM dstReg != 0 & EXMEM dstReg !=
IFID INSTRT) &
     MEMWB dstReq == IFID INSTRT;
wire [31:0] BRANCH SRC A = BRANCH FWD ID A ? ALU RES :
BRANCH_FWD_EX_A ? EXMEM_aluRes :
```

执行阶段 6

```
BRANCH FWD MEM A ? REG WRITE DATA : READ DATA 1;
wire [31:0] BRANCH SRC B = BRANCH FWD ID B ? ALU RES :
BRANCH FWD EX B ? EXMEM aluRes :
     BRANCH FWD MEM B ? REG WRITE DATA : READ DATA 2;
assign BRANCH ADDR = IMM SEXT SHIFT + IFID pcPlus4;
assign BRANCH = CTRL OUT[4] ? (!IFID instr[26] && BRANCH SRC A
== BRANCH SRC B )
     | (IFID instr[26] && BRANCH SRC A != BRANCH SRC B ) : 0;
assign JUMP REGISTER = CTRL OUT[8] && IMM SEXT[5:0] == 6'b001000;
assign JR_DST = BRANCH_SRC_A;
buffer2 IDEX(.Clk(clk), .reset(reset), .STALL(STALL), .CTRL OUT(
CTRL OUT),
     .READ DATA 1 (READ DATA 1), .READ DATA 2 (READ DATA 2), .
IMM SEXT (IMM SEXT),
     .IFID INSTRS(IFID INSTRS), .IFID INSTRT(IFID INSTRT), .
IFID INSTRD(IFID INSTRD),
     .IDEX readData1(IDEX readData1), .IDEX readData2(
IDEX readData2), .IDEX immSext(IDEX immSext),
     .IDEX instrRs(IDEX instrRs), .IDEX instrRt(IDEX instrRt), .
IDEX instrRd(IDEX instrRd),
     .IDEX ctrl(IDEX ctrl));
```

3.4 执行阶段

由于可能用到寄存器的值,故需要加入 fowarding 来避免数据冒险。其余部分除了更新流水线寄存器之外,和单周期处理器几乎相同,如 </>CODE 6 所示。

</> CODE 6: 执行阶段

```
// Forwarding Unit
wire FWD_EX_A =
        EXMEM_REGWRITE & EXMEM_dstReg != 0 & EXMEM_dstReg ==
IDEX_instrRs;
wire FWD_EX_B =
        EXMEM_REGWRITE & EXMEM_dstReg != 0 & EXMEM_dstReg ==
IDEX_instrRt;
wire FWD_MEM_A =
        MEMWB_REGWRITE & MEMWB_dstReg != 0 &
        !(EXMEM_REGWRITE & EXMEM_dstReg != 0 & EXMEM_dstReg !=
IDEX_instrRs) &
        MEMWB_dstReg == IDEX_instrRs;
wire FWD_MEM_B =
        MEMWB_REGWRITE & MEMWB_dstReg != 0 &
        !(EXMEM_REGWRITE & MEMWB_dstReg != 0 &
        !(EXMEM_REGWRITE & EXMEM_dstReg != 0 & EXMEM_dstReg !=
```

访存和写回 7

```
IDEX instrRt) &
     MEMWB dstReq == IDEX instrRt;
// Execution Stage
wire [31:0] ALU SRC A = FWD EX_A ? EXMEM_aluRes :
    FWD_MEM_A ? REG_WRITE_DATA : IDEX_readData1;
wire [31:0] ALU SRC B = IDEX ALUSRC ? IDEX immSext : FWD EX B ?
EXMEM aluRes :
    FWD EX B ? EXMEM aluRes : FWD MEM B ? REG WRITE DATA :
IDEX readData2;
wire [31:0] MEM_WRITE_DATA = FWD_EX_B ? EXMEM_aluRes :
     FWD_EX_B ? EXMEM_aluRes : FWD_MEM_B ? REG_WRITE_DATA :
IDEX readData2;
wire [3:0] ALU CTRL OUT;
ALUCtr aluCtr(.Funct(IDEX immSext[5:0]), .ALUOp(IDEX ALUOP),
     .ALUCtrOut(ALU_CTRL_OUT));
wire ZERO;
ALU alu(.Input1(ALU SRC A), .Input2(ALU SRC B), .Input3(
IDEX immSext[10:6]), .ALUCtr(ALU CTRL OUT), .Zero(ZERO),
     .ALURes(ALU RES));
MUX 5bits dstRegMux(.Input2(IDEX instrRt), .Input1(IDEX instrRd)
, .sel(IDEX_REGDST),
     .Out(DST REG));
buffer3 EXMEM(.Clk(clk), .reset(reset), .IDEX ctrl(IDEX ctrl), .
ZERO (ZERO),
     .ALU RES(ALU RES), .MEM WRITE DATA(MEM WRITE DATA), .DST REG
(DST REG),
     .EXMEM aluRes(EXMEM aluRes), .EXMEM writeData(
EXMEM writeData),
     .EXMEM ctrl(EXMEM ctrl), .EXMEM zero(EXMEM zero), .
EXMEM dstReg(EXMEM dstReg));
```

3.5 访存和写回

除了更新流水线寄存器之外,和单周期处理器几乎相同,如 </>CODE 7 所示。

</> **CODE 7:** 访存和写回

```
// Memory Stage
wire [31:0] MEM_READ_DATA;
dataMemory dataMem(.Clk(clk), .address(EXMEM_aluRes),
    .writeData(EXMEM_writeData), .memRead(EXMEM_MEMREAD),
    .memWrite(EXMEM_MEMWRITE), .readData(MEM_READ_DATA));
```

插入停顿 8

3.6 插入停顿

只有一种情况需要插入停顿,即在1w指令后的一条指令直接访问1w所加载的寄存器的数据。由于此时数据还在数据存储器内,所以无法通过转发解决数据冒险,只能暂停流水线。代码如 </ >>CODE 9 所示。

</r>
</>CODE 8: 插入停顿

```
// Hazard detection
wire STALL = IDEX_MEMREAD &
    (IDEX_instrRt == IFID_INSTRS | IDEX_instrRt == IFID_INSTRT);
```

4 结果验证

4.1 测试用激励文件

Top tb.v如 </>CODE 7所示。这里采用与 lab05 相同的测试集。

⟨⟩ CODE 9: Top_tb.v

```
"timescale lns / lps

module Top_tb(

);
    reg clk, reset;
    always #5 clk = !clk;

Top top(.clk(clk), .reset(reset));

initial begin
    $readmemb("Instruction", top.instrMem.InstMemFile);
    $readmemh("Data", top.dataMem.memFile);
    clk = 1;
```

仿真测试 9

```
reset = 1;
#25 reset = 0;
end
endmodule
```

4.2 仿真测试

仿真结果如图1所示。可以看到8号寄存器的最终数值为117,说明运行结果正确。




图 1: 数据存储器实验结果

5 反思与总结

本次实验实现了流水线,总体而言相当有挑战性的。由于实验中用到了大量的管线,为管线设计一套命名规范显得至关重要。此外,在许多细节方面也要考虑,比如 fowarding 的优先级,以及分支指令和跳转指令的优先级。这些在理论课上都是很难体会到的,只有真正上手实践才能有深刻的感受。