

S7CAS-PLEIDES-CARTE-MERE_P06

S7APP1-2

Dream Team

Revision 1.00

Date : 2026-01-21

Revision history	

Package size conversion	
Metric	Imperial
1005	0402
1608	0603
2012	0805
3216	1206
3225	1210
6432	2512

Project Title	S7CAS-PLEIDES-CARTE-MERE_P06		
Global Project	S7APP1-2		
Size	11x17	Group	Revision
		Dream Team	1.00
Date	2026-01-21	Sheet	1 of 18
Filename	S7CAS-PLEIDES-CARTE-MERE_P06_TITLE.SchDoc		Designers Étienne Provencher Antoine Allard





Figure 2 : Diagramme fonctionnel de la carte *Pléïades*


BLOCK DIAGRAM		
Sheet Name	S7CAS-PLEIDES-CARTE-MERE_P06	
Project Title	S7APP1-2	
Size 11x17	Group Dream Team	Revision 1.00
Date 2026-01-21	Sheet 2 of 18	
Filename S7CAS-PLEIDES-CARTE-MERE_P06_BLOCK_DIAGRAM.SchDoc	Designers Étienne Provencher Antoine Allard	

Total Load : 104.41 W
Total Regulated Load : 12.97 W

Sheet Name		
POWER TREE		
Project Title		
11x17	Group	Revision
11x17	Dream Team	1.00
Date	2026-01-21	Sheet 3 of 18
Filename	S7CAS-PLEIDES-CARTE-MERE_P06_POWER_TREE.SchDoc	Designers Étienne Provencher Antoine Allard




Power input & Protections



4.73 A @ 24V


Bucks 24V à 5.8V



0.92 A @ 24V

3.39 A @ 5.81V


Bucks 5.8 à 3.6



2.37 A @ 5.8V

3.52 A @ 3.6V


Bucks 5.8 à -5.5



0.084 A @ 5.8V

0.056 A @ -5.5V

Bucks 5.8V à 1.2V



0.87 A @ 5.8V

3 A @ 1.2V

Power table


Sheet	Absolute maximum							
	Current @ 24V	Current @ 5V	Current @ -5V	Current @ 3V3D	Current @ 3V3FLASH	Current @ 3V3A	Current @ 1V2D	Current @ 1V5D
FPGA1	0 mA	0 mA	0 mA	0.1 A	0 mA	0 mA	0 mA	0 mA
FPGA2	0 mA	0 mA	0 mA	0.05 A	0 mA	0 mA	0.3 A	0 mA
FPGA3	0 mA	0 mA	0 mA	0.15 A	0 mA	0 mA	0 mA	0 mA
FPGA4	0 mA	0 mA	0 mA	0.25 A	0 mA	0 mA	0 mA	3 A
CLOCK	0 mA	0 mA	0 mA	690 mA	0 mA	175 mA	0 mA	0 mA
ETHERNET	0 mA	0 mA	0 mA	28 mA	0 mA	34 mA	0 mA	0 mA
DDR3	0 mA	0 mA	0 mA	0 mA	0 mA	0 mA	182 mA	0 mA
MISC	10 mA	0 mA	0 mA	42 mA	0 mA	0 mA	0 mA	0 mA
MOTOR	3.8 A	0 mA	0 mA	4 mA	0 mA	0 mA	0 mA	0 mA
FLASH	0 mA	0 mA	0 mA	0 mA	0 mA	0 mA	0 mA	0 mA
ADC	0 mA	43.2 mA	43.2 mA	0 mA	0 mA	320 mA	165 mA	0 mA
DAC	0 mA	13.3 mA	13.3 mA	0 mA	0 mA	56 mA	401 mA	0 mA
USB_PROG	0 mA	0 mA	0 mA	122 mA	0 mA	0 mA	0 mA	0 mA
Total	3.810 A	0.056 A	0.056 A	1.436 A	0.025 A	0.585 A	0.566 A	0.482 A
							3.000 A	0.429 A



Sheet Name

POWER 1Project Title **S7CAS-PLEIDES-CARTE-MERE_P06**Global Project **S7APP1-2**Size **11x17** Group **Dream Team** Revision **1.00**Date **2026-01-21** Sheet **4** of **18**Filename **S7CAS-PLEIDES-CARTE-MERE_P06_POWER1.SCHDOC** Designers **Étienne Provencher Antoine Allard**

Figure 24. Typical Application, $V_{OUT} = 3.3\text{ V}$

-10	3.65 MΩ	213	3.44	$\pm(1.5\% + 0.15\%)$
-24	1.15 MΩ	59	19.84	$\pm(1.5\% + 0.21\%)$





DécoUplage Bank0 et Bank1







Table 2-1: Required PCB Capacitor Quantities per Device⁽¹⁾⁽³⁾ (Continued)

Table 2-2: PCB Capacitor Specifications

Table E-11. Required PCB Capacitor Quantities per Device (Continued)

Sheet Name		FPGA1		
Project Title		S7CAS-PLEIDES-CARTE-MERE_P06		
Global Project		S7APP1-2		
Size 11x17	Group	Dream Team		Revision 1.00
Date 2026-01-21	Sheet 6	of 18		
Filename S7CAS-PLEIDES-CARTE-MERE_P06_FPGA1.SCHDOC			Designers Étienne Provencher Antoine Allard	



Découplage Bank2 et Bank3




Sheet Name		FPGA2		
Project Title		S7CAS-PLEIDES-CARTE-MERE_P06		
Global Project		S7APP1-2		
Size 11x17	Group	Dream Team		Revision 1.00
Date 2026-01-21	Sheet 7 of 18			
Filename S7CAS-PLEIDES-CARTE-MERE_P06_FPGA2.SCHDOC			Designers Étienne Provencher Antoine Allard	

Table 2-1: Required PCB Capacitor Quantities per Device⁽¹⁾⁽³⁾ (Continued)

Table 2-2: PCB Capacitor Specifications

BANK 4

A




BANK 4

0.1A @ 3V3

BANK 5

1




BANK

.05A @ 3V3

Découplage Bank4 et Bank5

10




3 _____ | _____ 4 _____ | _____


Table 2-1: Required PCB Capacitor Quantities per Device⁽¹⁾⁽³⁾ (Continued)

Table 2-2: PCB Capacitor Specifications

FPGA Power and JTAG

3A @ 1V2D
0.25A @ 3V3D

Découplage général FPGA




Sheet Name		FPGA4	
Project Title		S7CAS-PLEIDES-CARTE-MERE_P06	
Global Project		S7APP1-2	
Size	11x17	Group	Revision
Date	2026-01-21	Sheet	9 of 18
Filename	S7CAS-PLEIDES-CARTE-MERE_P06_FPGA4.SCHDOC		Designers
	Étienne Provencher Antoine Allard		

Table 2-1: Required PCB Capacitor Quantities per Device⁽¹⁾⁽³⁾ (Continued)



Table 2-2: PCB Capacitor Specifications

	V _{CCO}	Ideal	Value	Body	-	ESL	-	(2)	Voltage	Suggested					
--	------------------	------------------	------------------	------------------	------------------	------------------	-------	-------	------	---	-----	---	-----	---------	-----------





Sheet Name	CLOCK		
Project Title	S7CAS-PLEIDES-CARTE-MERE_P06		
Global Project	S7APP1-2		
Size	11x17	Group	Revision
Date	2026-01-21	Sheet	10 of 18
Filename	S7CAS-PLEIDES-CARTE-MERE_P06_CLOCKSchDoc		Designers Étienne Provencher Antoine Allard

Assuming a 3.3-V board supply, the ferrite bead maximum dc resistance for each VCC_PLL can be 3Ω ; for each VCC_IN, the resistance can be 12Ω each; for VCC_VCO, the resistance can be 6Ω each; and for the VBB pin, the resistance can be 1Ω .

Ethernet**Découpage Ethernet et filtres**


Sheet Name		
ETHERNET		
Project Title		
S7CAS-PLEIDES-CARTE-MERE_P06		
Global Project		
S7APP1-2		
Size 11x17	Group Dream Team	Revision 1.00
Date 2026-01-21	Sheet 11	of 18
Filename S7CAS-PLEIDES-CARTE-MERE_P06.ETHERNETSCHDOC	Designers	Étienne Provencher Antoine Allard

'CK (MIN)	Minimum 'CK cycle rate	1,25	ns
------------------	------------------------	------	----




Sheet Name		DDR3		
Project Title		S7CAS-PLEIDES-CARTE-MERE_P06		
Global Project		S7APP1-2		
Size 11x17	Group Dream Team			Revision 1.00
Date 2026-01-21	Sheet 12	of 18		
Filename S7CAS-PLEIADES-CARTE-MERE_P06_DDR3.SCHDOC			Designers Étienne Provencer Antoine Allard	

MOTEUR





3.8 A @ 24V
4 mA @ 3V3D

Découplage MOTEUR




Sheet Name	MOTOR		
Project Title	S7CAS-PLEIDES-CARTE-MERE_P06		
Global Project	S7APP1-2		
Size 11x17	Group Dream Team	Revision 1.00	
Date 2026-01-21	Sheet 13	of 18	
Filename S7CAS-PLEIDES-CARTE-MERE_P06_MOTOR.SCHDOC	Designers Étienne Provencher Antoine Allard		


Buttons**LEDS**

Each LVCMS and LVTT output additionally supports up to seven different drive current strengths as shown in [Table 1-2](#). To adjust the drive strength for each output, the DRIVE attribute is set to the desired drive strength: 2, 4, 6, 8, 12, 16, and 24. Unless otherwise specified in the FPGA application, the software default for IOSTANDARD is LVCMS25, SLOW slew rate, and 12 mA output drive.


40 mA @ 3V3D
10mA @ 24V

Temp sensors

I2C Add. : 0x48



I2C Add. : 0x48




2mA @ 3V3D



MISC

Sheet Name			
Project Title			S7CAS-PLEIDES-CARTE-MERE_P06
Global Project			S7APP1-2
Size 11x17	Group Dream Team	Revision 1.00	
Date 2026-01-21	Sheet 14 of 18		
Filename S7CAS-PLEIDES-CARTE-MERE_P06_MISC.SchDoc		Designers Étienne Provencher Antoine Allard	

La carte doit contenir 3 boutons-poussoirs (Reset FPGA et 2 entrées au FPGA), 4 DEL servant au déverminage du FPGA, une DEL indiquant que l'alimentation 24 V est fonctionnelle ainsi que 2 senseurs de température de type TC74.

FLASH



Sheet Name		
FLASH		
Project Title		
Size	Group	Revision
11x17	Dream Team	1.00
Date	2026-01-21	Sheet 15 of 18
Filename	S7CAS-PLEIDES-CARTE-MERE_P06_FLASH.SCHDOC	Designers Étienne Provencher Antoine Allard

ADC**Découplage ADC**



Sheet Name		ADC
Project Title		S7CAS-PLEIDES-CARTE-MERE_P06
Global Project		S7APP1-2
Size	Group	Revision
11x17	Dream Team	1.00
Date	2026-01-21	Sheet 16 of 18
Filename	S7CAS-PLEIDES-CARTE-MERE_P06_ADC.SchDoc	Designers Étienne Provencher Antoine Allard

Supply Decoupling

As ADS62Px9/x8 already includes internal decoupling, minimal external decoupling can be used without loss in performance. Note that decoupling capacitors can help filter external power supply noise, so the optimum



Sheet Name	Dac		
Project Title	S7CAS-PLEIDES-CARTE-MERE_P06		
Global Project	S7APP1-2		
Size 11x17	Group Dream Team	Revision 1.00	
Date 2026-01-21	Sheet 17	of 18	
Filename S7CAS-PLEIDES-CARTE-MERE_P06.DAC.SchDoc	Designers Étienne Provencher Antoine Allard		

USB**Découplage USB**

Sheet Name		
USB_PROGRAMMER		
Project Title		
S7CAS-PLEIDES-CARTE-MERE_P06		
Global Project		
S7APP1-2		
Size	11x17	Group
Date	2026-01-21	Revision
Sheet	18	of 18
Filename	S7CAS-PLEIDES-CARTE-MERE_P06_USB_PROGRAMMER.SCHDOC	
Designers	Étienne Provencher Antoine Allard	