ECE 429 course project Backscatter RFID Chip

Author: Dan White and contributors

Date: 2016-04-13 13:18Version: v0.1-35-g6c29e57

Table of Contents

1 Introduction						
	1.1	Terminology	2			
	1.2	Radio-frequency identification				
	1.3	Synchronous Serial Communication				
2	Pro	ject Specifications	3			
	2.1	Processor interface specification	4			
		2.1.1 Protocol references	1			
	2.2	Subsystem Interconnection	6			
	2.3	Data Transmit Controller	6			
	2.4	Numerically-controlled oscillator (NCO)	Ć			
	2.5	Symbol rate clock generator	11			
	2.6	Frequency Control Word multiplexer	11			
	2.7	Switch mapper	12			
	2.8	Antenna switches	13			
	2.9	Charge pump	14			
\mathbf{L}	\mathbf{ist}	of Figures				
	1	Data Controller input and output signals	6			

2	Data Controller input and output signals	8
3	Timing diagram for sending the top 6 bits of an 8-bit data vector. NOTE: this is only an example, using data vector of	
	8-bits only, the project uses a data vector of 128 bits in length.	9
4	Numerically-controlled oscillator block with input and output	
	signals	10
5	Numerically-controlled oscillator internal construction	10
6	8-bit multiplexer to select between two input control words to apply to the NCO's fcw input port	12
7	Switch state mapping block diagram. See the table "Symbol to antenna switch mapping table" for the decoding	13
List	of Tables	
1	Symbol to antenna switch mapping table	13

1 Introduction

1.1 Terminology

The key words "MUST", "MUST NOT", "REQUIRED", "SHALL", "SHALL NOT", "SHOULD", "SHOULD NOT", "RECOMMENDED", "MAY", and "OPTIONAL" in this document are to be interpreted as described in [RFC-2119].

NOTE: The .rst version of this document SHALL be considered the canonical version, the .pdf is merely a convenience. Discrepancies MUST resolve to the .rst version.

1.2 Radio-frequency identification

Radio-frequency identification (RFID) is a wireless communication scheme where a Reader transmits a strong signal towards a device (Tag) and the Tag responds by sending back data. This communication from the Tag to Reader is accomplished by the Tag varying the impedance of its antenna. The energy

[RFC-2119] https://www.ietf.org/rfc/rfc2119.txt

impinging on the Tag's antenna is absorbed and reflected ("scattered") in some proportion depending on the antenna's impedance characteristics.

If the Tag changes its antenna impedance rapidly, the back-scattered energy will change also, resulting in the scattered wave having double-sideband modulation components in addition to the original frequency. The Reader can detect these sidebands and demodulate the data that the Tag sent.

The most common method for modulating these back-scattered sidebands is to vary the frequency of the impedance changes between two frequencies. Bits are therefore able to be assigned to each unique frequency. In other words, the Tag switches the antenna impedance between two levels (usually open- / short-circuit) at frequency #1 or frequency #2 depending on the current bit to be sent.

Such a communication method requires extremely little power consumption on the Tag side of the link. With careful design, the Tag can even extract enough energy from the incoming signal from the Reader to power itself and operate the antenna switch.

1.3 Synchronous Serial Communication

The two most common interfaces to connect peripheral devices to a central processor both use serial data connections, SPI and I2C. It is possible, and even somewhat common, to find devices which are compatible with both formats using the same pins.

- SPI : Serial Peripheral Interface bus
- I2C : Inter-Integrated-Circuit bus

The details and timing diagrams for each of these formats are easily found on the internet.

2 Project Specifications

The project for ECE 429 is to design and layout an integrated circuit in the On Semiconductor C5N 0.5um CMOS process that implements the major subsystems of an RFID tag. A complete design would be capable of transmitting arbitrary data on programmable backscatter channel frequencies in the 915 MHz ISM band and also possibly in the 2.4 GHz ISM band.

2.1 Processor interface specification

The processor interface to this chip SHALL be via an SPI slave port. From the view of the processor, the SPI port is viewed as an N-bit shift register. Updating any bit of the device's configuration requires sending the entire N-bit set of data in a single bus transaction.

Pins participating in the SPI interface SHALL be named:

- SCLK
- MOSI
- MISO
- CS

The chip datasheet SHALL clearly specify the SPI mode in terms of CPOL and CPHA as used in reference [WP-SPI].

Data SHALL transferred beginning with the most-significant bit of the entire bit string. Data being returned from the slave to the master SHALL be shifted out of at the same time, also beginning with the msb.

Data bits that are applied to internal circuitry such as the NCO and DataOut register SHALL NOT change until the rising edge of the chip's CS pin.

Example of a transaction:

- 1. The Master initiates a bus transaction and shifts out the N-bit data string dataO[N-1:0] most-significant bit first to the slave on the MOSI pin. The slave shifts out the current state of the data string on the MISO pin, also most-significant bit first.
 - After the rising edge of the *CS* pin, the Master will have received **N**-bits of data from the slave.
- 2. The Master initiates a second bus transaction and shifts out the N-bit data string data1[N-1:0] most-significant bit first to the slave on the MOSI pin. The slave shifts out the current state of the data string on the MISO pin, also most-significant bit first.

[WP-SPI] https://en.wikipedia.org/wiki/Serial_Peripheral_Interface_Bus

- After the transaction, the Master will have again received N-bits of data from the slave.
- This data MUST be identical to data0[N-1:0].

A consequence of this protocol definition is that the Slave behaves as a write-only device. The Slave SHALL NOT send data back to the Master other than the data received from the Master in the previous bus transaction.

An asynchronous and active-low reset pin SHALL be provided by the chip. At the falling edge of the reset pin, every register and flip-flop SHALL immediately set their Q outputs to a default value immediately. This default register output state SHALL be clearly documented in the chip datasheet for EVERY register and EVERY flip-flop.

While the *reset* pin is low, every register MUST continually output the default state and ignore all input signals or clocks. After the rising edge of the *reset* pin, the chip SHALL resume normal operation.

2.1.1 Protocol references

```
https://learn.sparkfun.com/tutorials/serial-peripheral-interface-spi
http://www.i2cchip.com/mix_spi_i2c.html
```

Other links:

```
http://wavedrom.com/
http://www.timing-diagrams.com/
```

2.2 Subsystem Interconnection




Figure 1: Data Controller input and output signals.

2.3 Data Transmit Controller

The Data Transmit Controller will NOT be implemented on-chip for this project.

Its functions will be handled by an external controlling processor, like an MSP430-based microcontroller, with extra off-chip pins. These pins are indicated by the red squares in the system block diagram.

This block SHALL accept an input data vector and configuration from the SPI interface and coordinate the sending of those bits to the modulation system made up of the NCO and switch mapper.

At the rising edge of *load* the current value of the data[127:0] configuration vector SHALL be captured into an internal 128-bit register. This internal 128-bit register SHALL be used for shifting out the data.

A data packet transmission SHALL begin on the first rising edge of the *symclk* signal after a rising edge on the *start* signal. The *start* signal SHALL remain high until the next rising edge of *symclk* which starts a packet trans-

mission. This timing constraint on the *start* signal MUST be clearly documented in the chip datasheet.

OPTIONAL advanced specification for the previous paragraph.

Fast to slow clock domain pulse synchronization

Background: The start signal is synchronized in the clk clock domain (that of the NCO) but the Data Transmit Controller operates in the symclk clock domain. Fortunately, symclk is derived from clk via an NCO and is therefore synchronous with the clk clock domain.

Alternate specification for *start* high time: A data packet transmission SHALL begin on the first rising edge of the *symclk* signal after a rising edge on the *start* signal. The minimum high time of the *start* signal SHALL be one *clk* signal period. It is NOT REQUIRED that *start* remain high until the next rising edge of *symclk*. This timing constraint on the *start* signal MUST be clearly documented in the chip datasheet.

The tx output signal SHALL go high at the first edge of symclk after start goes high. Signal tx SHALL remain high for the number of symclk periods contained in the value of the input configuration signal nbits[7:0] and then tx SHALL return low.

The internal 128-bit register SHALL perform a circular shift operation with the reg[127] flip-flop output connected to the reg[0] flip-flop's D input. After 128 symclk pulses after starting a transmission triggered by start, the register MUST stop shifting if start is low. The register SHALL contain the same data in the same order as was loaded on the last rising edge of load. The net effect of this is to allow repeated transmission of the same data packet without requiring a repeated SPI transaction with identical contents.

The next data transmission SHALL NOT start until at least 128 periods of the *symclk* signal. If there has not been another rising edge of *load*, a next rising edge of *start* SHALL initiate another data transmission with the same contents as the previous transmission cycle. If *start* remains high by the end of a packet transmission cycle, another packet transmission SHALL start on the next edge of *symclk*. This edge is the 129th edge counting from the first *symclk* edge after the original rising edge of *start*.

When input mode = 0, the contents of the internal data register are shifted out at each rising edge of *symclk* beginning with the most-significant bit. This signal SHALL appear at output pin *fsel*.

Output pin fsel SHALL be the same as the current b

This block operates in two modes, depending on the state of the mode signal. When mode = 0 and the signal transmit is 1, block shifts out the contents of the data[M-1:0] register to its output pin symbol[0] at each rising edged of the symclk signal. Pin symbol[1] remains 0 in this mode.




Figure 2: Data Controller input and output signals.




Figure 3: Timing diagram for sending the top 6 bits of an 8-bit data vector. **NOTE:** this is only an example, using data vector of 8-bits only, the project uses a data vector of 128 bits in length.

** TODO ** mode = 1 description

2.4 Numerically-controlled oscillator (NCO)

A numerically-controlled oscillator forms the basis of the programmable backscatter frequency control for both channel selection and frequency-shift-keying (FSK) modulation. The NCO SHALL use an 8-bit frequency control word fcw[7:0]. The current state of the phase accumulator register and fcw[7:0] SHALL be added, ignoring the carry-out, and used to set the next state of the phase accumulator register. This causes the accumulator to increment its state by the value of fcw at each clock cycle.

The NCO SHALL properly operate with a MINIMUM clk frequency of 20 MHz. The chip datasheet SHALL clearly specify the estimated maximum clk frequency.




Figure 4: Numerically-controlled oscillator block with input and output signals.

 $\frac{\mathrm{dff}[7:0]}{\mathrm{D} \ \mathrm{Q}} \qquad \frac{\mathrm{msb} \ \mathrm{out}}{\mathrm{clk}}$

Figure 5: Numerically-controlled oscillator internal construction.

Only the most-significant bit of the phase accumulator SHALL used as the output signal. This *out* signal is a square wave at an average frequency of:

$$f_{out} = \frac{fcw}{256} f_{clk}$$

The smallest change in average output frequency for the NCO is given by:

$$f_{res} = \frac{f_{clk}}{256}$$

The duty cycle is not guaranteed to be 50% -- the high and low times may vary by \pm 1 clock period. See reference [WP-NCO] for more information about NCO output characteristics.

2.5 Symbol rate clock generator

This block SHALL be a second instance of the NCO. Both NCOs SHALL be clocked from the same source and therefore operate in the same clock domain *clk*.

The 8-bit frequency control word for this NCO SHALL be provided from a separate 8-bit sub-vector of the SPI configuration data. The output signal of this block SHALL be named *symclk* and is the source of the signal when referred to in other parts of this document.

2.6 Frequency Control Word multiplexer

In order to implement frequency-shift keying (FSK) modulation, the NCO must have its fcw toggled between two values. A multiplexer SHALL switch its output between two 8-bit values in0[7:0] and in1[7:0] according to the state of input signal sel. When sel = 0, the in0 vector SHALL be passed to the output. When sel = 1, the in1 vector SHALL be passed to the output.

All input signals to the multiplexer, in0, in1, and sel MUST be synchronized by the same clock used to drive the NCO.

 $[WP-NCO] \hspace{1cm} https://en.wikipedia.org/wiki/Numerically_controlled_oscillator$




Figure 6: 8-bit multiplexer to select between two input control words to apply to the NCO's fcw input port.

2.7 Switch mapper

The switch mapper translates the mode of operation (FSK, or QAM) into appropriate antenna switch states. Switch states are translated as switch[x] = 0: NMOS off, and switch[x] == 1: NMOS on.

In FSK mode (mode == 0), the input fmod is directly passed to switch[0] while the other switches remain off. For QAM mode (mode == 1), the 2-bit input symbol[1:0] determines which single switch is on and the fmod input is ignored.




Figure 7: Switch state mapping block diagram. See the table "Symbol to antenna switch mapping table" for the decoding.

Table 1:	Symbol	to	antenna	switch	mapping	table.
	,				0	

mode	$\mathbf{t}\mathbf{x}$	fmod	symbol[1:0]	switch[2:0]
0	0	X	XX	000
0	1	0	XX	000
0	1	1	XX	001
1	X	X	00	000
1	X	X	01	001
1	X	X	10	010
1	X	X	11	100

2.8 Antenna switches

These switch various impedances in parallel with the antenna to vary its net impedance and thence backscatter magnitude/phase.

Three N-type switches SHALL be have their gate terminals controlled by the signals switch[2:0]. The switches SHALL have their drain terminal directly connected to the ANT chip pin. Each switch transistors switch[2] and switch[1] SHALL be connected to separate resistors R2 and R1 of different values. Values for these resistors SHALL be determined through

discussions with Professors White and Thomas. These resistor values SHALL be documented in the chip datasheet. The other terminal of the resistors SHALL be connected to node *antref* which SHALL also be connected to chip pin *ANTREF*. The source terminal of the <code>switch[0]</code> transistor SHALL be connected directly to the *antref* node. Pin *ANTREF* SHALL be assumed to be nominally at the system's lowest voltage, but the pin SHALL NOT be connected internally to any other "ground-like" node.

The chip datasheet SHALL provide an estimate of the antenna port impedance magnitude and phase as a function of frequency for all four valid switch states. These frequencies SHALL include at least the entire ranges of the 434 MHz, 915 MHz, 2450 MHz, and 5800 MHz Industrial, Scientific, and Medical (ISM) bands that are allowed under the FCC's Part 15 rules.

The antenna port impedance SHALL be considered as the impedance looking into the pin of the package through to the switches on the die. Package bond wire effects MUST be estimated and included as a part of the port impedance.

For estimation purposes, the package SHALL be the OCP_QFN_12X12_80A 80-pin package at the *MOSIS Open Cavity Plastic Packages* website found at reference [MOSIS-OCP].

2.9 Charge pump

Accepts antenna input and outputs semi-regulated DC.