

```

1  // Eugene Ngo
2  // 11/18/2022
3  // EE 271
4  // Lab 4
5
6  // centerLight module takes in clk, reset, L, R, NL, NR as inputs and they are all 1-Bit
   and returns
7  // lightOn which is also 1-Bit. This module determines the next state based on the inputs
   and moves the light
8  // to the left if key 3 is pressed and moves the light to the right if key 0 is pressed.
   When the game is reset
9  // this module recenters the light for the next game.
10
11 module centerLight (lightOn, clk, reset, L, R, NL, NR);
12
13     output logic lightOn;
14     input logic clk, reset;
15     input logic L, R, NL, NR;
16
17     enum {on, off} ps, ns;
18
19     always_comb begin
20         case(ps)
21             on:    if(~R & L | R & ~L) ns = off;
22                   else ns = on;
23
24             off:   if(NR & L & ~R | NL & R & ~L) ns = on;
25                   else ns = off;
26
27         endcase
28     end
29     always_comb begin
30         case(ps)
31             on: lightOn = 1;
32
33             off: lightOn = 0;
34
35         endcase
36     end
37     always_ff @(posedge clk) begin
38         if(reset)
39             ps <= on;
40         else
41             ps <= ns;
42     end
43 endmodule
44
45 // centerLight_testbench tests all expected, unexpected, and edgecase behaviors of the
   lights.
46 module centerLight_testbench();
47     logic L, R, NL, NR;
48     logic lightOn;
49     logic clk, reset;
50
51     centerLight dut (.lightOn, .clk, .reset, .L, .R, .NL, .NR);
52
53     //Set up the clock
54     parameter CLOCK_PERIOD = 100;
55     initial begin
56         clk <= 0;
57         forever #(CLOCK_PERIOD / 2)
58             clk <= ~clk;
59     end
60
61     //Set up the inputs to the design. Each line is a clock cycle
62     initial begin
63
64         reset <= 1; @ (posedge clk)
65         reset <= 0; @ (posedge clk)
66         reset <= 0; @ (posedge clk)
67         L <= 1; R <= 0; NL <= 0; NR <= 1; @ (posedge clk)
68
69

```

```
70      @(posedge clk)
71      @(posedge clk)
72      @(posedge clk)
73      NL <= 1; NR <= 0;      @(posedge clk)
74      @(posedge clk)
75      @(posedge clk)
76      @(posedge clk)
77      L <= 0; R <= 1;      @(posedge clk)
78      @(posedge clk)
79      @(posedge clk)
80      @(posedge clk)
81      NL <= 0; NR <= 1;      @(posedge clk)
82      @(posedge clk)
83      @(posedge clk)
84      @(posedge clk)
85      L <= 1;      NL <= 1; NR <= 0;      @(posedge clk)
86      @(posedge clk)
87      @(posedge clk)
88      @(posedge clk)
89      reset <= 1;      @(posedge clk)
90      @(posedge clk)
91      @(posedge clk)
92      L <= 0; R <= 1; NL <= 1; NR <= 0;      @(posedge clk)
93      @(posedge clk)
94      @(posedge clk)
95      L <= 1; R <= 0; NL <= 0; NR <= 0;      @(posedge clk)
96      @(posedge clk)
97      @(posedge clk)
98      L <= 0; R <= 1; NL <= 0; NR <= 0;      @(posedge clk)
99      @(posedge clk)
100     @(posedge clk)
101     $stop;
102     end
103 endmodule
```