```
// Eugene Ngo
     // 12/2/2022
     // EE 271
 3
 4
     // Lab 5
 6
     // doubleFlipFlop module takes in clk, reset, and button as 1-Bit inputs and returns 1-Bit
     out.
 7
     // This module processes buttons at clock cycles.
 8
 9
     module doubleFlipFlop (clk, reset, button, out);
10
11
        input logic clk, reset;
12
        input logic button;
13
        output logic out;
14
15
        logic out_ff1;
16
        always_ff @(posedge clk) begin
17
18
            out_ff1 <= button;
19
20
21
        always_ff @(posedge clk) begin
22
            out <= out_ff1;
23
         end
24
     endmodule
25
26
     // doubleFlipFlop_testbench tests all expected, unexpected, and edgecase behaviors
27
28
     module doubleFlipFlop_testbench();
29
30
         logic clk, reset;
         logic button;
31
32
33
34
         logic out;
        doubleFlipFlop dut (.clk, .reset, .button, .out);
35
36
        //Set up the clock
37
         parameter CLOCK_PERIOD = 100;
38
         initial begin
39
            c1k \ll 0;
40
            forever #(CLOCK_PERIOD / 2)
41
            clk \ll \sim clk;
42
43
        end
44
45
        initial begin
                            @(posedge clk);
46
                            @(posedge clk);
            reset \leftarrow 1;
47
                            @(posedge clk);
48
49
            reset <= 0;
                            @(posedge clk);
                            @(posedge clk);
50
51
                            @(posedge clk);
            button \leq 1;
                            @(posedge clk);
52
53
54
55
56
                            @(posedge clk);
                            @(posedge clk);
                            @(posedge clk);
            button <= 0;
                            @(posedge clk);
                            @(posedge clk);
57
                            @(posedge clk);
58
            $stop;
59
        end
60
     endmodule
```