```
// Eugene Ngo
     // 11/18/2022
 3
     // EE 271
 4
     // Lab 4
 6
     // victory takes in clk, reset, LED9, LED1, L, and R as 1-Bit inputs and returns 7-Bit
 7
      // This module determines who the winner of the Tug of War is by checking to see if the LED
     is at the
 8
         far right or far left, if it is left then Player 1 (P1) wins and such is displayed and
     if it is right
 9
     // then Player 2 (P2) wins and that is displayed.
10
11
      module victory (winner, clk, reset, LED9, LED1, L, R);
12
         input logic clk, reset;
13
         input logic LED9, LED1, L, R;
14
         output logic [6:0] winner;
15
16
17
         enum {off, P1, P2} ps, ns;
18
         always_comb begin
19
            case(ps)
20
                off:
                       if(LED9 \& L \& \sim R) ns = P1;
21
22
23
24
25
                       else if(LED1 & R & \simL) ns = P2;
                        else ns = off;
26
27
                P1: ns = P1;
28
29
                P2: ns = P2;
30
31
32
            endcase
            if(ns == P1) winner = 7'b1111001;
            else if (ns == P2) winner = 7'b0100100;
else winner = 7'b1111111;
33
34
35
36
         end
37
38
         always_ff @(posedge clk) begin
39
            if(reset)
40
               ps <= off;
41
            else
42
                ps <= ns;
43
         end
44
45
     endmodule
46
47
     // victory_testbench tests all expected, unexpected, and edgecase behaviors
48
     module victory_testbench();
49
         logic clk, reset;
logic LED9, LED1, L, R;
50
51
52
53
54
         logic [6:0] winner;
         victory dut (.winner, .clk, .reset, .LED9, .LED1, .L, .R);
55
         parameter CLOCK_PERIOD = 100;
56
57
         initial begin
            clk <= 0
58
            forever #(CLOCK_PERIOD / 2)
59
            clk \ll \sim clk;
60
         end
61
62
         initial begin
63
            reset \leftarrow 1;
                                                        @(posedge clk);
64
                                                        @(posedge clk)
65
            reset \leftarrow 0;
                                                        @(posedge clk);
                                                        @(posedge clk);
66
67
            LED9 \le 1; LED1 \le 0; L \le 1; R \le 0;
                                                        @(posedge clk);
68
                                                        @(posedge clk);
69
            LED9 <= 0; LED1 <= 1;
                                                        @(posedge clk);
70
                                                        @(posedge clk);
```

```
@(posedge clk);
71
72
73
74
75
76
77
78
79
80
                              LED9 <= 1; LED1 <= 1;
                                                                                                                R \ll 1;
                                                            LED1 \leftarrow 0;
                              reset \leftarrow 1;
                              reset <= 0;
                              LED9 \le 0; LED1 \le 1; L \le 0; R \le 1;
81
82
83
84
                              LED9 \leftarrow 1;
                              LED9 \leftarrow 0;
                                                                                          L \ll 1;
85
86
                              $stop;
                      end
87
              endmodule
```