```
// Eugene Ngo
     // 12/2/2022
     // EE 271
 3
 4
     // Lab 5
 6
     // normalLight module takes in clk, reset, L, R, NL, NR, restart as inputs and they are all
     1-Bit and returns
 7
     // lightOn which is also 1-Bit. This module determines the next state based on the inputs
     and moves the light // to the left if key 3 is pressed and moves the light to the right if key 0 is pressed.
 8
     When the game is reset
     // these Tights are turned off.
 9
10
11
     module normalLight(lightOn, clk, reset, L, R, NL, NR, restart);
12
13
        output logic lightOn;
         input logic clk, reset;
14
15
         input logic L, R, NL, NR, restart;
16
17
        enum {on, off} ps, ns;
18
19
        always_comb begin
20
            case(ps)
21
                        on:
22
                        else ns = on;
23
24
               off:
                        if(NR \& L \& \sim R \mid NL \& R \& \sim L) \ ns = on;
25
                        else ns = off;
26
27
            endcase
28
29
        end
30
        always_comb begin
31
32
            case(ps)
               on: lightOn = 1;
33
34
               off: lightOn = 0;
35
            endcase
36
        end
37
38
         always_ff @(posedge clk) begin
39
            if(reset | restart)
40
               ps <= off;
41
            else
42
               ps <= ns;
43
        end
44
45
     endmodule
46
47
     // normalLight_testbench tests all expected, unexpected, and edgecase behaviors
48
     module normalLight_testbench();
49
         logic L, R, NL, NR;
50
         logic lighton;
51
52
53
54
         logic clk, reset;
        normalLight dut (.lightOn, .clk, .reset, .L, .R, .NL, .NR);
55
        //Set up the clock
56
57
         parameter CLOCK_PERIOD = 100;
         initial begin
58
            c1k \ll 0;
            forever #(CLOCK_PERIOD / 2)
59
60
            clk \leftarrow \sim clk;
61
62
         // Each line is one clock cycle
63
64
         initial begin
65
                                                   @(posedge clk);
66
                                                   @(posedge clk);
            reset \leftarrow 1;
67
                                                   @(posedge clk);
68
            reset \leftarrow 0;
                                                   @(posedge clk);
69
                                                   @(posedge clk);
            L \le 1; R \le 0; NL \le 0; NR \le 1;
70
                                                   @(posedge clk);
```

```
71
72
73
74
75
76
77
                                   NL <= 1; NR <= 0;
                                                             @(posedge clk);
                                                             @(posedge clk);
@(posedge clk);
@(posedge clk);
@(posedge clk);
 78
79
               L <= 0; R <= 1;
                                                             @(posedge clk)
 80
                                                             @(posedge clk);
 81
82
83
84
                                                             @(posedge clk);
                                   NL <= 0; NR <= 1;
                                                             @(posedge clk);
                                                             @(posedge clk);
                                                             @(posedge clk);
 85
                                                             @(posedge clk);
 86
                                                             @(posedge clk);
               L \ll 1;
                                   NL \ll 1; NR \ll 0;
 87
                                                             @(posedge clk);
 88
89
90
                                                             @(posedge clk);
                                                             @(posedge clk);
                                                             @(posedge clk);
@(posedge clk);
               reset \leftarrow 1;
 91
 92
                                                             @(posedge clk);
 93
                                                             @(posedge clk);
               L \le 0; R \le 1; NL \le 1; NR \le 0;
 94
                                                             @(posedge clk);
 95
                                                             @(posedge clk);
 96
               L \le 1; R \le 0; NL \le 0; NR \le 0;
                                                             @(posedge clk);
 97
                                                             @(posedge clk);
 98
                                                             @(posedge clk);
 99
                                                             @(posedge clk);
               L \le 0; R \le 1; NL \le 0; NR \le 0;
100
                                                             @(posedge clk);
101
                                                             @(posedge clk);
102
               $stop;
103
           end
104
       endmodule
```