

```

1  // Eugene Ngo
2  // 12/2/2022
3  // EE 271
4  // Lab 5
5
6  // DE1_SoC is the top level module. It takes in a 4-Bit KEY, 1-Bit CLOCK_50, and a 10-Bit
  SW as inputs.
7  // It returns 7-Bit HEX0, HEX1, HEX2, HEX3, HEX4, HEX5, as well as a 10-Bit LEDR. The LEDR
  indicates the
8  // the current position of the "rope" and once it reaches either opposing side, a victor is
  assigned and
9  // displayed on HEX-. Switch 9 is used to reset the game.
10
11 module DE1_SoC (CLOCK_50, HEX0, HEX1, HEX2, HEX3, HEX4, HEX5, KEY, LEDR, SW);
12     input logic      CLOCK_50; // 50MHz clock
13     input logic      [3:0] KEY;
14     input logic      [9:0] SW;
15     output logic     [6:0] HEX0, HEX1, HEX2, HEX3, HEX4, HEX5;
16     output logic     [9:0] LEDR;
17
18     // Generate clk using CLOCK_50 (which clock determines rate)
19     logic [31:0] clk;
20     parameter whichClock = 15;
21     clock_divider cdiv (CLOCK_50, clk);
22
23     // assign HEX values to be OFF to start game
24     assign HEX4 = 7'b1111111;
25     assign HEX3 = 7'b1111111;
26     assign HEX2 = 7'b1111111;
27     assign HEX1 = 7'b1111111;
28
29     // declare key, key base, and CPU variables
30     logic key0, key3;
31     logic key0_base, key3_base;
32     logic CPU;
33
34     // Instantiates dff modules to process button inputs at clock cycles
35     // doubleFlipFlop module takes in clk[whichClock] to clk, SW[9] to reset, and
  KEY[0]/CPU to button as inputs
36     // and returns out as clocked inputs
37     doubleFlipFlop flipFlop1 (.clk(clk[whichClock]), .reset(SW[9]), .button(~KEY[0]), .out(
  key0_base));
38     doubleFlipFlop flipFlop2 (.clk(clk[whichClock]), .reset(SW[9]), .button(CPU), .out(
  key3_base));
39
40     // Instantiates user input modules with switch zero and three for user inputs
41     // userInput module takes in clk[whichClock] to clk, SW[9] to reset, and and clocked
  inputs to button as inputs
42     // and returns button states to out
43     // One of the user inputs is designated to be the user/human and the other is an
  automated computer opponent
44     userInput human (.clk(clk[whichClock]), .reset(SW[9]), .button(key0_base), .out(key0));
45     userInput computer (.clk(clk[whichClock]), .reset(SW[9]), .button(key3_base), .out(key3
  ));
46
47     // Light instantiations
48     // The light modules takes in clk[whichClock] to clk, SW[9] to reset, key3 to L, key 0
  to R, LEDR[9:0] to NL, LEDR[0:9] to NR, restart to restart
49     // and returns LEDR[0:9] to lightOn.
50     normalLight L1 (.clk(clk[whichClock]), .reset(SW[9]), .L(key3), .R(key0), .NL(LEDR[2]),
  .NR(1'b0), .lightOn(LEDR[1]), .restart(restart));
51     normalLight L2 (.clk(clk[whichClock]), .reset(SW[9]), .L(key3), .R(key0), .NL(LEDR[3]),
  .NR(LEDR[1]), .lightOn(LEDR[2]), .restart(restart));
52     normalLight L3 (.clk(clk[whichClock]), .reset(SW[9]), .L(key3), .R(key0), .NL(LEDR[4]),
  .NR(LEDR[2]), .lightOn(LEDR[3]), .restart(restart));
53     normalLight L4 (.clk(clk[whichClock]), .reset(SW[9]), .L(key3), .R(key0), .NL(LEDR[5]),
  .NR(LEDR[3]), .lightOn(LEDR[4]), .restart(restart));
54
55     // center light is a little different from the normalLight module so that when the game
  is reset or restarted, the LED light is recentered
56     centerLight L5 (.clk(clk[whichClock]), .reset(SW[9]), .L(key3), .R(key0), .NL(LEDR[6]),
  .NR(LEDR[4]), .lightOn(LEDR[5]), .restart(restart));
57

```

Revision: DE1 SoC

```
121      KEY[0] <= 0;      @(posedge CLOCK_50);
122      @(posedge CLOCK_50);
123      KEY[0] <= 1;      @(posedge CLOCK_50);
124      @(posedge CLOCK_50);
125      KEY[0] <= 0;      @(posedge CLOCK_50);
126      @(posedge CLOCK_50);
127      KEY[0] <= 1;      @(posedge CLOCK_50);
128      @(posedge CLOCK_50);
129      KEY[0] <= 0;      @(posedge CLOCK_50);
130      @(posedge CLOCK_50);
131      KEY[0] <= 1;      @(posedge CLOCK_50);
132      @(posedge CLOCK_50);
133      KEY[0] <= 0;      @(posedge CLOCK_50);
134      @(posedge CLOCK_50);
135      KEY[0] <= 1;      @(posedge CLOCK_50);
136      @(posedge CLOCK_50);
137      KEY[0] <= 0;      @(posedge CLOCK_50);
138      @(posedge CLOCK_50);
139      @(posedge CLOCK_50);
140      @(posedge CLOCK_50);
141      @(posedge CLOCK_50);
142      SW[9] <= 1;      @(posedge CLOCK_50);
143      @(posedge CLOCK_50);
144      SW[9] <= 0;      @(posedge CLOCK_50);
145      @(posedge CLOCK_50);
146      KEY[0] <= 0; SW[8:0] <= 9'b0111111110; @(posedge CLOCK_50);
147      @(posedge CLOCK_50);
148      @(posedge CLOCK_50);
149      @(posedge CLOCK_50);
150      @(posedge CLOCK_50);
151      @(posedge CLOCK_50);
152      @(posedge CLOCK_50);
153      @(posedge CLOCK_50);
154      @(posedge CLOCK_50);
155      @(posedge CLOCK_50);
156      $stop;
157      end
158  endmodule
```