```
// Eugene Ngo
     // 11/18/2022
 3
     // EE 271
 4
     // Lab 4
 6
     // centerLight module takes in clk, reset, L, R, NL, NR as inputs and they are all 1-Bit
     and returns
 7
     // lightOn which is also 1-Bit. This module determines the next state based on the inputs
     and moves the light
 8
     // to the left if key 3 is pressed and moves the light to the right if key 0 is pressed.
     When the game is reset
 9
     // this module recenters the light for the next game.
10
11
     module centerLight (lightOn, clk, reset, L, R, NL, NR);
12
13
        output logic lightOn;
14
         input logic clk, reset;
15
         input logic L, R, NL, NR;
16
17
        enum {on, off} ps, ns;
18
19
        always_comb begin
20
            case(ps)
21
                       if(\sim R \& L \mid R \& \sim L) \text{ ns = off};
               on:
22
                       else ns = on;
23
24
               off:
                       if(NR \& L \& \sim R \mid NL \& R \& \sim L)  ns = on;
25
                       else ns = off;
26
27
            endcase
28
29
        end
        always_comb begin
30
            case(ps)
31
32
               on: lightOn = 1;
33
               off: lightOn = 0;
34
            endcase
35
        end
36
37
         always_ff @(posedge clk) begin
38
            if(reset)
39
               ps <= on;
40
            else
41
               ps <= ns;
42
        end
43
44
     endmodule
     // centerLight_testbench tests all expected, unexpected, and edgecase behaviors of the lights.
45
46
47
     module centerLight_testbench();
48
         logic L, R, NL, NR;
49
         logic lightOn;
50
         logic clk, reset;
51
52
        centerLight dut (.lightOn, .clk, .reset, .L, .R, .NL, .NR);
53
54
        //Set up the clock
55
         parameter CLOCK_PERIOD = 100;
56
         initial begin
57
            clk <= 0;
            forever #(CLOCK_PERIOD / 2)
58
59
            clk \leftarrow \sim clk;
60
61
         //Set up the inputs to the design. Each line is a clock cycle
62
63
         initial begin
64
                                                    @(posedge clk)
65
                                                    @(posedge clk)
            reset \leftarrow 1;
                                                    @(posedge clk)
66
67
            reset \leftarrow 0;
                                                    @(posedge clk)
68
                                                    @(posedge clk)
            L \le 1; R \le 0; NL \le 0; NR \le 1;
69
                                                    @(posedge clk)
```

 $L \le 1$; $R \le 0$; $NL \le 0$; $NR \le 0$;

 $L \le 0$; $R \le 1$; $NL \le 0$; $NR \le 0$;

94

95

96

97

98

99

100

101

102

103

\$stop;

end

endmodule

@(posedge clk)

Project: TugOfWar