```
// Eugene Ngo
      // 11/18/2022
 3
      // EE 271
 4
      // Lab 4
 5
6
7
      // doubleFlip module takes in clk, reset, and button as 1-Bit inputs and returns 1-Bit out. // This module processes buttons at clock cycles.
 8
 9
     module doubleFlip (clk, reset, button, out);
10
         input logic clk, reset;
input logic button;
11
12
13
         output logic out;
14
15
         logic out_ff1;
16
17
         always_ff @(posedge clk) begin
18
             out_ff1 <= button;</pre>
19
20
21
22
         always_ff @(posedge clk) begin
             out <= out_ff1;
23
         end
24
25
26
27
28
29
      endmodule
      // doubleFlip_testbench tests all expected, unexpected, and edgecase behaviors
      module doubleFlip_testbench();
30
          logic clk, reset;
31
          logic button;
32
33
34
35
          logic out;
         doubleFlip dut (.clk, .reset, .button, .out);
36
37
          //Set up the clock
          parameter CLOCK_PERIOD = 100;
38
          initial begin
39
             c1k \ll 0;
40
             forever #(CLOCK_PERIOD / 2)
41
             clk <= ~clk;
42
         end
43
44
         initial begin
45
                               @(posedge clk);
46
                               @(posedge clk);
             reset \leftarrow 1;
47
                               @(posedge clk);
48
49
50
51
52
53
54
55
56
57
                               @(posedge clk);
             reset \leftarrow 0;
                               @(posedge clk);
                               @(posedge clk);
             button \leq 1;
                               @(posedge clk);
                               @(posedge clk);
                               @(posedge clk);
                               @(posedge clk);
             button \leq 0;
                               @(posedge clk);
                               @(posedge clk);
                               @(posedge clk);
58
             $stop;
59
         end
60
      endmodule
```