```
// Eugene Ngo
      // 11/28/2022
 3
      // EE 271
 4
      // Lab 5
 6
      // LFSR module takes in 1-bit clk and 1-bit reset as inputs and returns 10-bit Q. This
     module is used to
 7
     // simulate computer button presses via a random number generator.
 8
     module LFSR(clk, reset, Q);
  output logic [9:0] Q;
 9
10
         input logic clk, reset;
11
12
13
         logic xnor_out;
14
15
         assign xnor_out = (Q[0] \sim Q[3]);
16
         always_ff @(posedge clk) begin
17
18
19
             if(reset) Q <= 10'b0000000000;
20
             else Q <= {xnor_out, Q[9:1]};
21
         end
22
      endmodule
23
24
25
26
27
28
29
      // LFSR_testbench tests all expected, unexpected, and edgecase behaviors
     module LFSR_testbench();
          logic [10:1] Q;
         logic clk, reset;
         logic xnor_out;
30
         LFSR dut(.clk, .reset, .Q);
31
32
33
34
35
         parameter CLOCK_PERIOD = 100;
         initial begin
             clk <= 0;
             forever #(CLOCK_PERIOD / 2)
36
37
             clk \ll \sim clk;
         end
38
39
40
41
         initial begin
             reset \leftarrow 1:
                                                @(posedge clk);
                                                @(posedge clk);
42
43
44
45
46
47
48
49
50
51
52
53
55
56
                                                @(posedge clk);
             reset \leftarrow 0;
                                                @(posedge clk);
                                                @(posedge clk);
                                                @(posedge clk);
                                                @(posedge clk);
                                                @(posedge clk);
                                                @(posedge clk);
                                                @(posedge clk);
@(posedge clk);
                                                @(posedge clk);
                                                @(posedge clk);
                                                 @(posedge clk);
                                                @(posedge clk);
             $stop;
         end
57
      endmodule
58
59
```