```
// Eugene Ngo
     // 11/28/2022
 3
     // EE 271
 4
     // Lab 5
 6
     // Winner module takes in 1-bit clk, 1-bit reset, 1-bit LED9, 1-bit LED1, 1-bit L, and
     1-bit R as inputs
7
     // and returns 7-bit HEX0, 7-bit HEX5, and 1-bit restart. This module determines who the
     winner of Cyber War
 8
     // is by checking to see whether the human or the computer scores and then increments the
     displayed score
 9
     // appropriately: if human wins then the score displayed on HEXO is incremented and if the
     computer wins then
10
     // the score on HEX5 is incremented. Once a competitor, either human or computer, wins, the
     game is restarted.
11
12
     module winner (restart, HEX0, HEX5, clk, reset, LED9, LED1, L, R);
13
        input logic clk, reset;
14
        input logic LED9, LED1, L, R;
15
16
        output logic [6:0] HEXÓ, HEXŚ;
        output logic restart;
17
18
        logic [2:0] Lcount;
19
        logic [2:0] Rcount;
20
        enum {off, P1, P2} ps, ns;
21
22
23
        always_comb begin
24
            case(ps)
25
               off:
                      if(LED1 \& \sim L \& R) ns = P1;
26
27
28
29
30
31
32
                      else if(LED9 & \simR & L) ns = P2;
                      else ns = off;
                              // Human
               P1: ns = P1;
               P2: ns = P2;
                             // Computer
33
34
           endcase
35
36
37
        end
38
39
        // counter system
40
        always_comb begin
41
42
                                                // Human
43
44
45
               if(Rcount == 3'b000)
                                                // 0
                  HEXO = 7'b1000000;
               else if(Rcount == 3'b001)
                                               // 1
46
                  HEXO = 7'b1111001;
47
               else if(Rcount == 3'b010)
                                                // 2
48
                  HEXO = 7'b0100100;
49
               else if(Rcount == 3'b011)
                                                // 3
50
51
52
53
54
55
                  HEXO = 7'b0110000;
               else if(Rcount == 3'b100)
                                                // 4
                  HEXO = 7'b0011001;
               else if(Rcount == 3'b101)
                                                // 5
                  HEXO = 7'b0010010;
               else if(Rcount == 3'\dot{b}110)
                                                // 6
56
57
                  HEXO = 7'b0000010;
               else begin
                                                // 7
58
59
                  HEXO = 7'b1111000;
60
                                               // Computer
// 0
61
               if(Lcount == 3'b000)
62
                  HEX5 = 7'b1000000;
63
               else if(Lcount == 3'b001)
64
                                               // 1
65
                  HEX5 = 7'b1111001;
66
               else if(Lcount == 3'b010)
                                                // 2
67
                  HEX5 = 7'b0100100;
               else if(Lcount == 3'b011)
                                               // 3
68
```

Project: CyberWar

```
HEX5 = 7'b0110000;
 70
                  else if(Lcount == 3'b100)
                                                      // 4
 71
                     HEX5 = 7'b0011001;
                  else if(Lcount == 3'b101)
                                                      // 5
                 HEX5 = 7'b0010010;
else if(Lcount == 3'b110)
HEX5 = 7'b0000010;
 73
                                                      // 6
 76
                                                      // 7
                  else begin
                     HEX5 = 7'b1111000;
 78
 79
 80
          end
 81
 82
           always_ff @(posedge clk) begin
 83
              if(ps == off & ns == P1) begin
 84
 85
                  Rcount <= Rcount + 1;</pre>
 86
 87
              end
 88
 89
              else if(ps == off & ns == P2) begin
 90
 91
                  Lcount <= Lcount + 1;</pre>
 92
              end
 93
              else begin
 94
 95
                  Rcount <= Rcount;</pre>
 96
                  Lcount <= Lcount;
 97
 98
              end
 99
100
              if(reset) begin
                  Lcount <= 3'b000;
Rcount <= 3'b000;
101
102
103
                  ps <= off;
104
                  restart <= 0;
105
              end
106
              if(Lcount == 3'b111) begin
Lcount <= 3'b000;</pre>
107
108
                  Rcount <= 3'b000;
109
                  ps <= off:
110
111
                  restart <= 0;
112
              end
113
              if(Rcount == 3'b111) begin
Lcount <= 3'b000;</pre>
114
115
                  Rcount <= 3'b000;
116
117
                  ps <= off;
118
                  restart <= 0;
119
              end
120
121
              else if(restart) begin
122
                  ps <= off;
123
                  restart <= 0;
124
              end
125
126
              else
127
                  ps <= ns;
128
              if(ps == P1 | ps == P2)
129
130
                  restart <= 1;
131
              else
132
                  restart <= 0;
          end
134
135
       endmodule
136
137
       // winner_testbench tests all expected, unexpected, and edgecase behaviors
138
       module winner_testbench();
139
           logic clk, reset;
140
           logic LED9, LED1, L, R;
141
           logic restart;
```

```
142
          logic [6:0] HEXO, HEX5;
143
144
          winner dut (.restart, .HEXO(HEXO), .HEX5(HEX5), .clk, .reset, .LED9, .LED1, .L, .R);
145
          parameter CLOCK_PERIOD = 100;
146
           initial begin
147
              c1k \ll 0;
148
              forever #(CLOCK_PERIOD / 2)
149
150
              clk \leftarrow \sim clk;
151
          end
152
          initial begin
153
                                                            @(posedge clk);
154
              reset \leftarrow 1;
155
                                                            @(posedge clk);
156
              reset \leftarrow 0;
                                                            @(posedge clk);
                                                            @(posedge clk);
157
158
              LED9 <= 1; LED1 <= 0; L <= 1; R <= 0;
                                                            @(posedge clk)
                                                            @(posedge clk)
159
160
              LED9 <= 0; LED1 <= 1;
                                                            @(posedge clk)
                                                            @(posedge clk)
@(posedge clk)
161
162
              LED9 <= 1; LED1 <= 1;
                                                            @(posedge clk)
163
164
                           LED1 \leftarrow 0;
                                                            @(posedge clk)
                                                 R \ll 1;
165
                                                            @(posedge clk)
                                                            @(posedge clk)
166
              reset \leftarrow 1;
167
                                                            @(posedge clk)
                                                            @(posedge clk);
168
              reset \leftarrow 0;
                                                            @(posedge clk);
@(posedge clk);
169
170
              LED9 \le 0; LED1 \le 1; L \le 0; R \le 1;
171
                                                            @(posedge clk);
172
                                                            @(posedge clk);
              LED9 \leftarrow 1;
                                                            @(posedge clk);
173
174
              LED9 \leftarrow 0;
                                                            @(posedge clk);
                                        L <= 1;
175
                                                            @(posedge clk);
176
177
              $stop;
           end
178
       endmodule
```