```
// Eugene Ngo
     // 11/18/2022
     // EE 271
 3
 4
     // Lab 4
 6
     // normalLight module takes in clk, reset, L, R, NL, NR as inputs and they are all 1-Bit
     and returns
 7
     // lightOn which is also 1-Bit. This module determines the next state based on the inputs
     and moves the light // to the left if key 3 is pressed and moves the light to the right if key 0 is pressed.
 8
     When the game is reset
     // these lights are turned off.
 9
10
11
     module normalLight(lightOn, clk, reset, L, R, NL, NR);
12
13
        output logic lightOn;
14
         input logic clk, reset;
15
         input logic L, R, NL, NR;
16
17
        enum {on, off} ps, ns;
18
19
        always_comb begin
20
            case(ps)
21
                        on:
22
23
24
25
                        else ns = on;
               off:
                        if(NR \& L \& \sim R \mid NL \& R \& \sim L)  ns = on;
                        else ns = off;
26
27
            endcase
28
29
        end
30
31
32
33
34
        always_comb begin
            case(ps)
               on: lightOn = 1;
               off: lightOn = 0;
35
            endcase
36
        end
37
38
         always_ff @(posedge clk) begin
39
            if(reset)
40
               ps <= off;
41
            else
42
               ps \ll ns;
43
        end
44
45
     endmodule
46
     // normalLight_testbench tests all expected, unexpected, and edgecase behaviors of the lights.
47
48
     module normalLight_testbench();
49
         logic L, R, NL, NR;
50
         logic lightOn;
51
        logic clk, reset;
52
53
        normalLight dut (.lightOn, .clk, .reset, .L, .R, .NL, .NR);
54
55
        //Set up the clock
56
         parameter CLOCK_PERIOD = 100;
57
         initial begin
58
59
            clk <= 0:
            forever #(CLOCK_PERIOD / 2)
60
            clk \ll \sim clk;
61
        end
62
63
         //Set up the inputs to the design. Each line is a clock cycle
64
        initial begin
65
                                                   @(posedge clk);
                                                   @(posedge clk);
66
            reset \leftarrow 1;
67
                                                   @(posedge clk);
68
            reset \leftarrow 0;
                                                   @(posedge clk);
69
                                                   @(posedge clk);
```

 $L \le 0$; $R \le 1$; $NL \le 0$; $NR \le 0$;

98

99

100

101

102

103

104

\$stop;

end

endmodule

@(posedge clk);

@(posedge clk);

@(posedge clk);

@(posedge clk);

Project: TugOfWar