```
// Eugene Ngo
      // 12/2/2022
     // EE 271
 3
 4
      // Lab 5
     // compButton takes 1-Bit clk, 1-Bit reset, 10-Bit Q, and 9-Bit SW as inputs and returns 1-Bit out \frac{1}{2}
 6
 7
     // This module extends comparator and formats the switch values to be used in comparator
 8
     module compButton(clk, reset, Q, SW, out);
 9
         output logic out;
         input logic clk, reset;
input logic [9:0] Q;
10
11
12
         input logic [8:0] SW;
13
14
         logic [9:0] SW_extend;
15
16
         assign SW_extend = \{1'b0, SW\};
17
         // The comparator module takes in clk, reset, SW_extend to A, Q to B, and returns out to
18
     value_final
19
         // The comparator takes in the selected switch and determines the difficulty and value
        the CPU
20
         comparator computer(.clk, .reset, .A(SW_extend), .B(Q), .value_final(out));
21
22
23
24
25
26
27
     endmodule
     // compButton_testbench tests all expected, unexpected, and edgecase behaviors
     module compButton_testbench();
         logic out;
         logic clk, reset;
         logic [9:0] Q;
logic [8:0] SW;
logic [9:0] SW_extend;
28
29
30
31
32
33
         compButton dut(.clk, .reset, .Q, .SW, .out);
         parameter CLOCK_PERIOD = 100;
34
         initial begin
35
            clk \ll 0;
            forever #(CLOCK_PERIOD / 2)
36
37
            clk <= \sim clk:
38
39
         end
40
         initial begin
41
                                                             @(posedge clk);
            reset \leftarrow 1;
42
43
44
45
46
47
                                                             @(posedge clk);
            reset \leftarrow 0;
                                                             @(posedge clk);
                                                             @(posedge clk);
                                                             @(posedge clk);
            Q = 10'b0000000001; SW = 9'b000000010;
                                                             @(posedge clk);
            Q = 10'b000000011;
                                                             @(posedge clk);
48
                                                             @(posedge clk);
49
            $stop;
50
         end
51
     endmodule
```