```
// Eugene Ngo
      // 12/2/2022
     // EE 271
 3
 4
      // Lab 5
     // comparator takes 1-Bit clk, 1-Bit reset, 10-Bit A, and 10-Bit B as inputs and returns 1-Bit value_final
 6
     // This module determines the difficulty and value of the CPU input by comparing the switch value with
 7
 8
     // the LFSR random value
 9
10
     module comparator(clk, reset, A, B, value_final);
         output logic value_final;
11
12
         input logic clk, reset;
13
         input logic [9:0] A, B;
14
15
         logic value;
16
17
18
19
         // consider metastability for computer
            always_comb begin
20
                 value = (A > B); // where: A = SW , B = LFSR
21
22
23
24
25
            end
         always_ff @(posedge clk) begin
            value_final <= value;</pre>
26
27
28
29
30
     endmodule
     // comparator_testbench tests all expected, unexpected, and edgecase behaviors
31
32
33
34
35
     module comparator_testbench();
         logic value_final;
         logic clk, reset;
logic [9:0] A, B;
36
37
         comparator dut(.clk, .reset, .A, .B, .value_final);
38
39
40
         parameter CLOCK_PERIOD = 100;
         initial begin
            c1k \ll 0;
41
42
43
44
45
46
47
48
49
            forever #(CLOCK_PERIOD / 2)
            clk \ll \sim clk;
         end
         initial begin
                A = 10'b0010000001; B = 10'b0100000010;
                                                                 @(posedge clk);
                                                                 @(posedge clk);
                                                                 @(posedge clk);
                                       B = 10'b0000010000;
                                                                 @(posedge clk);
50
51
             $stop;
         end
52
     endmodule
53
54
```