```
// Eugene Ngo
       // 11/18/2022
 3
      // EE 271
       // Lab 4
 6
      // clock_divider module generates 32 different clocks that can be used for slower clock
      speeds.
 7
      // Takes in a clock signal, divides the clock cycle and outputs 32
// divided clock signals of varying frequency.
// divided_clocks[0] = 25MHz, [1] = 12.5MHz, ...
// [23] = 3Hz, [24] = 1.5Hz, [25] = 0.75Hz, ...
module clock_divider (clock, divided_clocks);
 8
 9
10
11
12
13
14
          input logic clock;
15
          output logic [31:0] divided_clocks = 32'b0;
16
17
18
19
          always_ff @(posedge clock) begin
              divided_clocks <= divided_clocks + 1;</pre>
20
21
      endmodule
22
23
24
25
26
27
28
29
30
      // clock_divider_testbench tests all expected, unexpected, and edgecase behaviors
      module clock_divider_testbench();
           logic clock;
          logic [31:0] divided_clocks;
          clock_divider dut (.clock, .divided_clocks);
          parameter clock_period = 100;
31
32
33
34
35
36
37
          integer i;
          initial begin
              for (i = 0; i < clock_period; i++) begin
                   @(posedge clock);
38
              end // for loop
39
40
              $stop; // ends the simulation
41
          end // initial
42
43
      endmodule
```