

```

1  /* Name: Eugene Ngo
2  Date: 3/7/2023
3  Class: EE 371
4  Lab 6: Parking Lot 3D Simulation
5  */
6
7  // addrIter iterates through the different addresses on the RAM
8  // this is used in the datapath unit, once the parking lot is in the
9  // state of showing RAM data. It iterates through the integers
10 // 0 - 7, cycling back to 0 once it reaches 7. It is reset
11 // via the reset input, Sw[9].
12 `timescale 1 ps / 1 ps
13 module addrIter (inc, clk, reset, out);
14
15     // Basic I/O. Inc enables incrementing the address,
16     // this is triggered once parking lot is at the end of day.
17     // The output is a 4 bit number used to access RAM memory.
18
19     input logic inc, clk, reset;
20     output logic [3:0] out;
21
22     // Sequential logic for counting up and counting down depending on the input.
23     always_ff @(posedge clk) begin
24         // reset if reset switch is flipped.
25         if (reset) begin
26             out <= 4'b0000;
27         end
28         // increment when the counter is not at max (7).
29         else if (inc & out < 4'b1000) begin //increment when not at max
30             out <= out + 4'b0001;
31         end
32         // reset to zero if the value ever exceeds max (7)
33         else if (out > 4'b0111) begin
34             out <= 4'b0000;
35         end
36         // keep the value at out if none of the other conditions are met.
37         else
38             out <= out; // hold value otherwise
39     end // always_ff
40
41 endmodule
42
43 // addrIter_testbench tests all expected, unexpected, and edgecase behaviors
44 // to ensure the module iterates through addresses 0 to 7, making sure the value
45 // output value is updated properly.
46 module addrIter_testbench();
47
48     // Same I/O as addrIter()
49     logic inc, clk, reset;
50     logic [3:0] out;
51     logic CLOCK_50;
52
53     addrIter dut (.inc, .clk(CLOCK_50), .reset, .out);
54
55     // Setting up the clock.
56     parameter CLOCK_PERIOD = 100;
57     initial begin
58         CLOCK_50 <= 0;
59         forever #(CLOCK_PERIOD/2) CLOCK_50 <= ~CLOCK_50; // toggle the clock forever
60     end // initial
61
62     initial begin
63         reset <= 1;
64         reset <= 0;
65         inc <= 0;
66         inc <= 1;
67         $stop;
68     end
69 endmodule // counter_testbench

```