```
/* Name: Eugene Ngo
         Date: 1/13/2023
 3
         Class: EE 371
 4
         Lab 6
 5
         Taken from Lab 1 and adapted for lab 6 task 1 */
      // DE1_SoC is the top-level module that defines the I/Os for the DE-1 SoC board.
      // DE1_SoC takes three switches from the GPIO as inputs, and outputs to 2 LEDs on the breadboard through GPIO and 6 7-bit
 8
 9
      // hex displays (HEXO-HEX5). It displays "full" or "clear" messages when the parking lot is
      either full or clear, and it
      // displays the decimal value of the number of cars in the lot accordingly.
10
11
     module DE1_SoC #(parameter MAX=25) (HEX0, HEX1, HEX2, HEX3, HEX4, HEX5, V_GPI0, CLOCK_50);
  output logic [6:0] HEX0, HEX1, HEX2, HEX3, HEX4, HEX5;
  inout logic [35:23] V_GPI0;
12
13
14
15
          input logic CLOCK_50;
16
17
         // Assigning and clk to CLOCK_50
18
         logic clk;
19
         assign c1k = CLOCK_50;
20
         logic enter, exit, full, clear;
logic [4:0] counter_out;
21
22
23
         // Outputting a and b to breadboard
assign V_GPIO[32] = V_GPIO[23];
24
25
26
         assign V_{GPIO[35]} = V_{GPIO[24]};
27
28
         // carSensor parkCheck takes two switches from the breadboard as the input of the two
      parking sensors,
29
         // and outputs to enter and exit when an entering or exiting vehicle is detected.
30
         carSensor parkCheck (.a(V_GPIO[24]), .b(V_GPIO[23]), .enter, .exit, .clk, .reset(V_GPIO[
      30]));
31
32
         // carCount counter takes enter and exit from sensors, and outputs the car count to
      counter_out.
33
         // it als outputs full and clear status to full and clear.
34
         carCount #(MAX) counter (.inc(enter), .dec(exit), .out(counter_out), .full, .clear, .clk,
       .reset(V_GPIO[30]));
35
36
         // seg7 display takes counter_out, full, and clear from ct, and outputs decimal values
      or status messages to hex displays.
         seg7 display (.in(counter_out), .full, .clear, .hexout0(HEX0), .hexout1(HEX1), .hexout2(
37
     HEX2), .hexout3(HEX3), .hexout4(HEX4), .hexout5(HEX5));
38
39
      endmodule // DE1_SoC
40
     // DE1_SoC_testbench tests all expected, unexpected, and edgecase behaviors
module DE1_SoC_testbench();
   logic [6:0] HEXO, HEX1, HEX2, HEX3, HEX4, HEX5;
   wire [35:23] V_GPIO;
41
42
43
44
45
         logic CLOCK_50;
46
47
         DE1_SoC #(5) dut (.HEX0, .HEX1, .HEX2, .HEX3, .HEX4, .HEX5, .V_GPIO, .CLOCK_50);
48
49
         // Setting up a simulated clock.
50
         parameter CLOCK_PERIOD = 100;
51
52
         initial begin
             CLOCK_50 \ll 0;
53
            forever #(CLOCK_PERIOD/2) CLOCK_50 <= ~CLOCK_50; // Forever toggle the clock
54
55
56
57
         // Assiging logic to wire
         logic reset, a, b;
assign V_GPIO[30] = reset;
assign V_GPIO[24] = a;
58
59
60
         assign V_{GPIO[23]} = b;
61
62
         // Testing the module
63
         initial begin
64
            // reset
                                                    repeat(3) @(posedge CLOCK_50);
65
            reset \leftarrow 1;
```

```
66
      67
                                                                     //enters until full
                                                                                                                                                                     a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 1; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 1; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50);
d <= 0; b <= 0; repeat(2) @(posedge CLOCK_50);
d <= 1; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 1; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50);
d <= 0; b <= 0; repeat(2) @(posedge CLOCK_50);
d <= 1; b <= 0; repeat(2) @(posedge CLOCK_50);
d <= 1; b <= 0; repeat(2) @(posedge CLOCK_50);
d <= 1; b <= 0; repeat(2) @(posedge CLOCK_50);
d <= 1; b <= 1; repeat(2) @(posedge CLOCK_50);</pre>
      68
                                                                     reset <= 0;
      69
       70
      73
74
75
76
77
78
79
                                                                                                                                                                     a <= 1; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 1; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50);
// 3rd car enters
a <= 1; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 1; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 1; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 1; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
// 5th car enters, full</pre>
      80
81
82
83
84
85
86
      87
      88
      89
                                                   // exits until clear
      90
                                                                                                                                                                       a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);</pre>
       91
                                                                                                                                                                    a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 1; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 1; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 1; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 1; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 1; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 1; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 1; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 1; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 1; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 0; repe
      92
      93
      94
      95
      96
      97
      98
      99
 100
 101
102
103
104
105
106
107
                                                                                                                                                                       a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
108
                                                                                                                                                                      a <= 1; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 1; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50); // 5th car exits, clear</pre>
109
110
111
 112
                                                                     // direction changes while entering
 113
                                                                                                                                                                     nges wnile entering
a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 1; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 1; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 1; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 1; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50);</pre>
 114
 115
116
117
118
119
120
                                                                     // direction changes while exiting
                                                                                                                                                                       a \leftarrow 0; b \leftarrow 0; repeat(2) @(posedge CLOCK_50);
                                                                                                                                                                       a \leftarrow 0; b \leftarrow 1; repeat(2) @(posedge CLOCK_50);
                                                                                                                                                                       a <= 1; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);</pre>
126
                                                                                                                                                                                                                b <= 1; repeat(2) @(posedge CLOCK_50);
b <= 0; repeat(2) @(posedge CLOCK_50);
b <= 1; repeat(2) @(posedge CLOCK_50);
b <= 0; repeat(2) @(posedge CLOCK_50);
b <= 0; repeat(2) @(posedge CLOCK_50);
b <= 0; repeat(2) @(posedge CLOCK_50);
132
134
                                                                     $stop:
135
136
                                   endmodule // DE1_SoC_testbench
```