```
/* Name: Eugene Ngo
 2
          Date: 3/7/2023
 3
          Class: EE 371
          Lab 6: Parking Lot 3D Simulation
 5
6
7
      // addrIter iterates through the different addresses on the RAM
      // this is used in the datapath unit, once the parking lot is in the // state of showing RAM data. It iterates through the integers // 0 - 7, cycling back to 0 once it reaches 7. It is reset // via the reset input, SW[9]. timescale 1 ps / 1 ps
 8
9
10
11
12
      module addrIter (inc, clk, reset, out);
13
14
15
          // Basic I/O. Inc enables incremementing the address,
16
          // this is triggered once parking lot is at the end of day.
17
          // The output is a 4 bit number used to access RAM memory.
18
          input logic inc, clk, reset;
output logic [3:0] out;
19
20
21
22
          // Sequential logic for counting up and counting down depending on the input. always_ff @(posedge clk) begin ____
23
              // reset if reset switch is flipped.
if (reset) begin
24
25
26
27
                  out <= 4'b0000;
28
              // incremenet when the counter is not at max (7).
              else if (inc & out < 4'b1000) begin //increment when not at max
29
30
                  out <= out + 4'b0001;
31
32
33
34
35
              // reset to zero if the value ever exceeds max (7) else if (out > \frac{4}{b0111}) begin
                  out <= 4'b0000;
36
37
              // keep the value at out if none of the other conditions are met.
              else
38
                  out <= out; // hold value otherwise
39
          end // always_ff
40
41
      endmodule
42
43
      // addrIter_testbench tests all expected, unexpected, and edgecase behaviors
44
      // to ensure the module iterates through addresses 0 to 7, making sure the value
45
      // output value is updated properly.
46
      module addrIter_testbench();
47
48
          // Same I/O as addrIter()
49
          logic inc, clk, reset;
logic [3:0] out;
50
51
52
          logic CLOCK_50;
53
54
55
          addrIter dut (.inc, .clk(CLOCK_50), .reset, .out);
          // Setting up the clock.
56
57
          parameter CLOCK_PERIOD = 100;
          initial begin
58
              CLOCK_50 \ll 0;
59
              forever #(CLOCK_PERIOD/2) CLOCK_50 <= ~CLOCK_50; // toggle the clock forever
60
          end // initial
61
62
          initial begin
                                                 @(posedge CLOCK_50); // reset
@(posedge CLOCK_50); // inc past max limit
repeat(7) @(posedge CLOCK_50); // dec past min limit
repeat(30) @(posedge CLOCK_50); // dec past min limit
              reset <= 1;
63
64
              reset \leftarrow 0;
              inc <= 0;
inc <= 1;
65
66
67
              $stop;
68
69
      endmodule // counter_testbench
```