Eugene Ngo: 1965514


3/13/2023

EE 371 – Lab 6 Report

Procedure

This lab was a continuation or development of lab 1 and comprises of two tasks. The first task was to take the same implementation from lab 1 and demonstrate its functionality onto the new breadboard remote lab surface. This entailed changing from "GPIO_0" references to "V_GPIO" references in my top-level module. Then when demonstrating the task on the new breadboard remote lab surface, I had to quickly wire the LEDs and switches to show the full functionality of the task.

The second task was to built upon Lab 1 and the first task from this lab and implement a 3D Parking Lot simulation. The simulation was meant to represent an 8 hour work day and the rush hour that occurs within it. After the work day ends, or 8 hours pass, then the FPGA will display how many cars entered the parking lot at each hour of the day and will show when a rush hour sequence begins—the 3-car parking lot is full—and when it ends—the lot is emptied again. If no rush hour occurred, then a '-' will instead be displayed on both output HEXs. This was achieved by using a dual-port ram that I generated from the IP catalog.



Task 1

Reading the updated GPIO guide, I changed the task 1 to use the new V_GPIO infrastructure, changing GPIO 5 and 7 to 23 and 24 and then changing GPIO 26 and 27 to 32 and 35. Lastly, GPIO 30 was used for reset instead of GPIO 9. Then, using the newly mapped GPIO, I just updated the logic for the incrementation the same way, if the first sensor was triggered and then the second, and then the first is released after the second, creating an entrance output. Reversing that for exiting, the same parts from lab 1 to increment and decrement the signals were used.


Task 2

Task 2 required using an ASMD with a datapath and control module to create a parking lot simulation with rush hour logic. Initially, the first things that were developed was mapping the


V_GPIO properly to ensure the behavior of the cars on entrance and exit was as expected. Once the behavior was proper, then I mapped out the logic for incrementing the number of hours, the number of cars entering and the number of cars present, using the V_GPIO and FSM logic. Then, using pipelining the number logics to a new unit which would become the control path. Within the control path, I created control signals as outputs that would be set to true based on the GPIO and number conditions. If the hour was 8, the game was in EndGameHex condition. Then, taking in the logic from control path, I created the datapath which was designed to update the Hex values based on the control signals. If the game was in endgame, hex0 to 5 took on values based on the endgame requirements. If the game was in the endgame, RAM was read from, otherwise it was written to. Pipelining all these units into each other, results in the full integration of the parking lot simulation with rush hour logic.

Results


Task 2 Simulations




This is the simulation for the DE1_SoC, main module for lab 6, the parking lot simulation. This shows the changing data at Hex0-5, based on the changing hours and parking lot conditions. HEX5 outputs 1111111 at the end due to being switched off after hours are 8 or above.




This unit is the address iterator. This is used by the datapath module to read and write from the RAM in different conditions. As you can see with the out variable, it iterates from 0 to 7 and then cycles back to 0 again.




This unit is the car count. This is a module that keeps track of the number of spaces left in the parking lot based on the number of spaces taken first. As you can see the output changes based on if parking 1 or 2 or 3 is taken.




This unit is the car increment counter. This counts up every time there is a car that enters the parking lot and never decrements. It is reset every hour, to 0, so that the RAM can save the number of cars that entered for a specific hour.



The control unit is listed above. This updates various control signals such as startRush,stopRush, rushEnded, endGameHexOut, based on the inputs from VGPIO and number logic. As you can see the signals update based on various GPIO changes.



The datapath unit is listed above. This updates the Hex outputs based on the control signals. As you can see the hex output for HEX5 changes to be off based on the endGameHex signal while also enabling the RAM to be saved to.



This simulation I for the hour count. The hour is updated based on the input Key[0] or the inc signal. This shows that the output is updating every clock cycle based on the inc signal until t reaches the value 8 which it stays at, until reset.

Overview

Overall, this was an interesting lab using the new GPIO and breadboard system. The interactions in the 3D simulation were interesting to program. I learned more about utilizing ASMD logic in combination with a RAM module to then output to HEX0 to HEX5 with different values. It was interesting and I learned a lot about combining just about every aspect of what I learned in 371 to create this 3D parking lot simulator. The spec was long but necessarily so and provided all of the needed supporting documents. It was thorough in teaching us how to properly use the 3D parking simulator.

Overall, the systems work as expected.

Appendix

See following code

```
/* Name: Eugene Ngo
         Date: 1/13/2023
 3
         Class: EE 371
 4
         Lab 6
 5
         Taken from Lab 1 and adapted for lab 6 task 1 */
      // DE1_SoC is the top-level module that defines the I/Os for the DE-1 SoC board.
      // DE1_SoC takes three switches from the GPIO as inputs, and outputs to 2 LEDs on the breadboard through GPIO and 6 7-bit
 8
 9
      // hex displays (HEXO-HEX5). It displays "full" or "clear" messages when the parking lot is
      either full or clear, and it
      // displays the decimal value of the number of cars in the lot accordingly.
10
11
     module DE1_SoC #(parameter MAX=25) (HEX0, HEX1, HEX2, HEX3, HEX4, HEX5, V_GPI0, CLOCK_50);
  output logic [6:0] HEX0, HEX1, HEX2, HEX3, HEX4, HEX5;
  inout logic [35:23] V_GPI0;
12
13
14
15
          input logic CLOCK_50;
16
17
         // Assigning and clk to CLOCK_50
18
         logic clk;
19
         assign c1k = CLOCK_50;
20
         logic enter, exit, full, clear;
logic [4:0] counter_out;
21
22
23
         // Outputting a and b to breadboard
assign V_GPIO[32] = V_GPIO[23];
24
25
26
         assign V_{GPIO[35]} = V_{GPIO[24]};
27
28
         // carSensor parkCheck takes two switches from the breadboard as the input of the two
      parking sensors,
29
         // and outputs to enter and exit when an entering or exiting vehicle is detected.
30
         carSensor parkCheck (.a(V_GPIO[24]), .b(V_GPIO[23]), .enter, .exit, .clk, .reset(V_GPIO[
      30]));
31
32
         // carCount counter takes enter and exit from sensors, and outputs the car count to
      counter_out.
33
         // it als outputs full and clear status to full and clear.
34
         carCount #(MAX) counter (.inc(enter), .dec(exit), .out(counter_out), .full, .clear, .clk,
       .reset(V_GPIO[30]));
35
36
         // seg7 display takes counter_out, full, and clear from ct, and outputs decimal values
      or status messages to hex displays.
         seg7 display (.in(counter_out), .full, .clear, .hexout0(HEX0), .hexout1(HEX1), .hexout2(
37
     HEX2), .hexout3(HEX3), .hexout4(HEX4), .hexout5(HEX5));
38
39
      endmodule // DE1_SoC
40
     // DE1_SoC_testbench tests all expected, unexpected, and edgecase behaviors
module DE1_SoC_testbench();
   logic [6:0] HEXO, HEX1, HEX2, HEX3, HEX4, HEX5;
   wire [35:23] V_GPIO;
41
42
43
44
45
         logic CLOCK_50;
46
47
         DE1_SoC #(5) dut (.HEX0, .HEX1, .HEX2, .HEX3, .HEX4, .HEX5, .V_GPIO, .CLOCK_50);
48
49
         // Setting up a simulated clock.
50
         parameter CLOCK_PERIOD = 100;
51
52
         initial begin
             CLOCK_50 \ll 0;
53
            forever #(CLOCK_PERIOD/2) CLOCK_50 <= ~CLOCK_50; // Forever toggle the clock
54
55
56
57
         // Assiging logic to wire
         logic reset, a, b;
assign V_GPIO[30] = reset;
assign V_GPIO[24] = a;
58
59
60
         assign V_{GPIO[23]} = b;
61
62
         // Testing the module
63
         initial begin
64
            // reset
                                                    repeat(3) @(posedge CLOCK_50);
65
            reset \leftarrow 1;
```

```
66
      67
                                                                     //enters until full
                                                                                                                                                                     a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 1; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 1; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50);
d <= 0; b <= 0; repeat(2) @(posedge CLOCK_50);
d <= 1; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 1; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50);
d <= 0; b <= 0; repeat(2) @(posedge CLOCK_50);
d <= 1; b <= 0; repeat(2) @(posedge CLOCK_50);
d <= 1; b <= 0; repeat(2) @(posedge CLOCK_50);
d <= 1; b <= 0; repeat(2) @(posedge CLOCK_50);
d <= 1; b <= 1; repeat(2) @(posedge CLOCK_50);</pre>
      68
                                                                     reset \leftarrow 0;
      69
       70
      73
74
75
76
77
78
79
                                                                                                                                                                     a <= 1; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 1; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50);
// 3rd car enters
a <= 1; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 1; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 1; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 1; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
// 5th car enters, full</pre>
      80
81
82
83
84
85
86
      87
      88
      89
                                                   // exits until clear
      90
                                                                                                                                                                       a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);</pre>
       91
                                                                                                                                                                    a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 1; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 1; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 1; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 1; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 1; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 1; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 1; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 1; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 1; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 0; repe
      92
      93
      94
      95
      96
      97
      98
      99
 100
 101
102
103
104
105
106
107
                                                                                                                                                                        a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
108
                                                                                                                                                                      a <= 1; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 1; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50); // 5th car exits, clear</pre>
109
110
111
 112
                                                                     // direction changes while entering
 113
                                                                                                                                                                     nges wnile entering
a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 1; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 1; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 1; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 1; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50);</pre>
 114
 115
116
117
118
119
120
                                                                     // direction changes while exiting
                                                                                                                                                                        a \leftarrow 0; b \leftarrow 0; repeat(2) @(posedge CLOCK_50);
                                                                                                                                                                       a \leftarrow 0; b \leftarrow 1; repeat(2) @(posedge CLOCK_50);
                                                                                                                                                                       a <= 1; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
126
                                                                                                                                                                                                                b <= 1; repeat(2) @(posedge CLOCK_50);
b <= 0; repeat(2) @(posedge CLOCK_50);
b <= 1; repeat(2) @(posedge CLOCK_50);
b <= 0; repeat(2) @(posedge CLOCK_50);
b <= 0; repeat(2) @(posedge CLOCK_50);
b <= 0; repeat(2) @(posedge CLOCK_50);
132
134
                                                                     $stop:
135
136
                                   endmodule // DE1_SoC_testbench
```

```
/* Name: Eugene Ngo
          Date: 1/13/2023
 3
          Class: EE 371
 4
          Lab 6
 5
          Taken from Lab 1 and adapted for lab 6 task 1 */
      // seg7 outputs correct decimal value to hex displays based on the output given by the
      counter
 8
      // It also displays "FULL" and "CLEAR" according to the indicator outputs given by the
      counter.
       module seg7 (in, full, clear, hexout0, hexout1, hexout2, hexout3, hexout4, hexout5);
10
11
          input logic full, clear;
12
          input logic [4:0] in;
13
          output logic [6:0] hexout0, hexout1, hexout2, hexout3, hexout4, hexout5;
14
15
          // Assigning hex display variables on necessary numbers.
16
          logic [6:0] hex0, hex1, hex2, hex3, hex4, hex5, hex6, hex7, hex8, hex9;
          assign hex0 = 7'b1000000; //
assign hex1 = 7'b1111001; //
assign hex2 = 7'b0100100; //
assign hex3 = 7'b0110000; //
17
18
19
20
          assign hex4 = 7'b0011001; //
assign hex5 = 7'b0010010; //
21
22
23
          assign hex6 = 7'b0000010; //
          assign hex7 = 7'b1111000; //
24
25
          assign hex8 = 7'b00000000; // 8
26
27
          assign hex9 = 7'b0010000; // 9
28
29
          // Assigning hex display variables on necessary letters.
         // Assigning nex display variables on necessary letters.
logic [6:0] hexf, hexu, hexl, hexc, hexe, hexa, hexr, hexoff;
assign hexf = 7'b0001110; // F
assign hexu = 7'b1000111; // L
assign hexc = 7'b1000110; // C
assign hexe = 7'b0000100; // A
assign hexr = 7'b0001001; // R
30
31
32
33
34
35
          assign hexr = 7'b0101111; // R
assign hexoff = 7'b1111111; // off
36
37
38
39
40
          // Logic for hexout0: 26 different cases for 26 numbers. (0-25)
          always_comb begin
41
              case(in)
42
                   b00000: hexout0 = hex0;
43
                 5'b00001: hexout0 = hex1;
44
45
                  5'b00010: hexout0 = hex2;
                 5'b00011: hexout0 = hex3;
46
                 5'b00100: hexout0 = hex4;
47
48
                 5'b00101: hexout0 = hex5;
                 5'b00110: hexout0 = hex6;
49
                 5'b00111:
                              hexout0 = hex7
50
51
52
53
54
55
56
57
58
                 5'b01000: hexout0 = hex8;
                 5'b01001: hexout0 = hex9;
                 5'b01010: hexout0 = hex0;
                 5'b01011: hexout0 = hex1;
                 5'b01100: hexout0 = hex2;
                 5'b01101: hexout0 = hex3;
                 5'b01110: hexout0 = hex4;
                 5'b01111: hexout0 = hex5;
                 5'b10000: hexout0 = hex6;
59
                   b10001: hexout0 = hex7;
60
                   'b10010: hexout0 = hex8;
61
                   'b10011: hexout0 = hex9;
                 5'b10100:
62
                             hexout0 = hex0;
                 5'b10101:
63
                              hexout0 = hex1;
                 5'b10110:
64
                             hexout0 = hex2;
65
                 5'b10111: hexout0 = hex3;
                   'b11000: hexout0 = hex4;
66
                 5'b11001: hexout0 = hex5;
67
68
                 default: hexout0 = 7'bx;
              endcase
70
          end // always_comb
71
```

```
// Logic for hexout1: 26 different cases for 26 numbers. (0-25)
 73
          always_comb begin
 74
             case(in)
                   b00000: hexout1 = hexr;
 75
                  'b00001: hexout1 = hexoff;
 76
                  'b00010:
                           hexout1 = hexoff
 78
                  'b00011:
                           hexout1 = hexoff:
 79
                           hexout1 = hexoff:
                  'b00100:
 80
                 5'b00101:
                           hexout1 = hexoff
                5'b00110: hexout1 = hexoff
 81
 82
                 5'b00111: hexout1 = hexoff
 83
                 5'b01000: hexout1 = hexoff:
 84
                 5'b01001: hexout1 = hexoff:
 85
                 5'b01010: hexout1 = hex1;
 86
                 5'b01011: hexout1 = hex1;
 87
                 5'b01100: hexout1 = hex1;
 88
                 5'b01101: hexout1 = hex1;
 89
                 5'b01110: hexout1 = hex1;
 90
                  'b01111: hexout1 = hex1;
                 5'b10000: hexout1 = hex1;
 91
 92
                 5'b10001:
                           hexout1 = hex1;
 93
                 5'b10010: hexout1 = hex1;
 94
                 5'b10011:
                           hexout1 = hex1;
 95
                 5'b10100:
                           hexout1 = hex2
 96
                 5'b10101: hexout1 = hex2:
 97
                 5'b10110: hexout1 = hex2;
 98
                 5'b10111: hexout1 = hex2;
 99
                 5'b11000: hexout1 = hex2;
100
                 5'b11001: hexout1 = hex2;
101
                default: hexout1 = 7'bx;
102
             endcase
103
          end // always_comb
104
105
          // Logic for hexout5 - hexout2: display letters when full or clear, turn off otherwise.
          always_comb begin if (full) begin
106
107
108
                 hexout5 = hexf;
109
                 hexout4 = hexu;
110
                hexout3 = hex1
111
                hexout2 = hex1;
112
             end
113
             else if (clear) begin
114
                hexout5 = hexc;
115
                 hexout4 = hex1;
116
                hexout3 = hexe;
                hexout2 = hexa;
117
118
             end
119
             else begin
120
                 hexout5 = hexoff;
                hexout4 = hexoff;
                hexout3 = hexoff:
                 hexout2 = hexoff;
123
124
             end
125
          end // always_comb
126
127
        endmodule // seg7
128
129
        // seg7_testbench tests all expected, unexpected, and edgecase behaviors
130
       module seg7_testbench();
          logic full, clear;
131
          logic [4:0] in;
logic [6:0] hexout0, hexout1, hexout2, hexout3, hexout4, hexout5;
132
133
134
135
          seg7 dut (.in, .full, .clear, .hexout0, .hexout1, .hexout2, .hexout3, .hexout4, .hexout5);
             in = 0; clear = 1; full = 0; #10; // testing clear output
138
             in = 5'b11001; clear = 0; full = 1; #10; // testing full output in = 5'b10011; clear = 0; full = 0; #10; // testing regular output
139
140
141
             $stop;
      end // initial
endmodule // seg7_testbench
142
143
```

```
/* Name: Eugene Ngo
 2
        Date: 1/13/2023
 3
        Class: EE 371
 4
        Lab 6
 5
        Taken from Lab 1 and adapted for lab 6 task 1 */
     // carCount takes two inputs (inc, dec). It adds 5'b00001 to out when inc is true, and
     subtracts 5'b00001
 8
     // from out when dec is true. Out has a minimum value of 5'b00000 and a maximum value
     determined by the
     // parameter (25 by default).
10
     module carCount #(parameter MAX=25) (inc, dec, out, full, clear, clk, reset);
11
        input logic inc, dec, clk, reset;
output logic [4:0] out;
12
13
14
        output logic full, clear;
15
16
        // Sequential logic for counting up and counting down depending on the input.
17
        always_ff @(posedge clk) begin
           if (reset) begin
  out <= 5'b00000;
  full <= 1'b0;</pre>
18
19
20
21
               clear <= 1'b0;
22
23
           end
           else if (inc & out < MAX) begin //increment when not at max
24
25
               out <= out + 5'b00001;
               clear <= 1'b0:
26
27
           end
           else if (dec & out > 5'b00000) begin // decrement when not at min
28
29
30
               out <= out - 5'b00001;
               full <= 1'b0;
           end
31
32
33
34
           else if (out == MAX) begin // hold value at max, output full
               out_<= MAX;
               full <= 1'b1;
           end
35
           else if (out == 5'b00000) begin // hold value at min, output clear
36
               out <= 5'b00000;
37
               clear <= 1'b1;
38
           end
39
           else
40
               out <= out; // hold value otherwise
41
        end // always_ff
42
43
     endmodule
44
     // carCount_testbench tests all expected, unexpected, and edgecase behaviors
45
46
     module carCount_testbench();
        logic inc, dec, full, clear, reset; logic [4:0] out;
47
48
49
        logic CLOCK_50;
50
51
        carCount #(5) dut (.inc, .dec, .out, .full, .clear, .clk(CLOCK_50), .reset);
52
53
54
55
        // Setting up the clock.
        parameter CLOCK_PERIOD = 100;
        initial begin
56
57
           forever #(CLOCK_PERIOD/2) CLOCK_50 <= ~CLOCK_50; // toggle the clock forever
58
        end // initial
59
60
        initial begin
                        61
           reset \leftarrow 1;
                        inc <= 1;
62
           reset \leftarrow 0;
63
64
65
        end
     endmodule // counter_testbench
66
```

```
/* Name: Eugene Ngo
 2
         Date: 1/13/2023
 3
         Class: EE 371
 4
         Lab 6
 5
         Taken from Lab 1 and adapted for lab 6 task 1 */
 7
      // carSensor takes inputs from two sensors, a and b, and output "1" to either enter or exit
      for 1 clock cycle
      // whenever an entering or exiting vehicle is detected.
 9
     module carSensor (a, b, enter, exit, clk, reset);
         input logic a, b, clk, reset;
output logic enter; // car entering
10
11
         output logic exit; // car exiting
12
13
14
         enum {none, entering01, exiting01, entering11, exiting11, entering10, exiting10, idle} ps
15
16
         // Logic for next state
17
         always_comb begin
18
             case(ps)
19
                none: if (\sim a \& \sim b) ns = none;
                       else if (~a & b) ns = entering01;
else if (a & ~b) ns = exiting10;
20
21
22
23
                       else ns = idle;
                entering01: if (~a & ~b) ns = none;
24
25
                       else if (~a & b) ns = entering01;
                       else if (a & ~b) ns = idle;
26
27
                       else ns = entering11;
                exiting01: if (~a & ~b) ns = none;
28
29
30
31
32
33
34
35
                       else if (~a & b) ns = exiting01;
                       else if (a \& \sim b) ns = idle;
                       else ns = exiting11;
                entering11: if (~a & ~b) ns = none;
                       else if (\sima & b) ns = entering01;
                       else if (a & \simb) ns = entering10;
                else ns = entering11;
exiting11: if (~a & ~b) ns = none;
else if (~a & b) ns = exiting01;
else if (a & ~b) ns = exiting10;
36
37
38
                       else ns = exiting11;
                entering10: if (\sim a \& \sim \bar{b}) ns = none;
39
                       else if (\sima & b) ns = idle;
40
41
                       else if (a & \simb) ns = entering10;
42
43
                       else ns = entering11;
                exiting10: if (~a & ~b) ns = none;
else if (~a & b) ns = idle;
44
45
                       else if (a & ~b) ns = exiting10;
46
                       else ns = exiting11;
47
                idle: if (~a & ~b) ns = none;
48
                       else ns = idle;
49
             endcase
50
51
         end // always_comb
52
         //output logic for exiting: outputs 1 to exit when an exiting vehicle is detected.
53
         always_comb begin
54
             case(ps)
55
                exiting01: if (\sima & \simb) exit = 1'b1;
56
                              else exit = 1'b0;
57
                default: exit = 1'b0;
58
             endcase
59
         end // always_comb
60
61
         //DFFs
         always_ff @(posedge clk) begin
62
63
             if (reset)
64
                ps <= none;
65
             else
66
                ps <= ns
         end // always_ff
67
68
      endmodule // carSensor
69
      // carSensor_testbench tests all expected, unexpected, and edgecase behaviors
70
      module carSensor_testbench();
71
```

```
logic a, b, clk, reset, enter, exit;
  73
                logic CLOCK_50;
  74
  75
76
                carSensor dut (.a(b), .b(a), .c1k(CLOCK_50), .reset, .enter, .exit);
                // Setting up a clock.
  78
                 parameter CLOCK_PERIOD = 100;
  79
                 initial begin
  80
                      CLOCK_50 <= 0;
                      forever #(CLOCK_PERIOD/2) CLOCK_50 <= ~CLOCK_50; // toggle the clock forever</pre>
  81
  82
                end // initial
  83
  84
                initial begin
  85
                     // reset
                                                                                  repeat(3) @(posedge CLOCK_50);
  86
                      reset \leftarrow 1;
  87
  88
                      //enters
                                                    a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 1; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 1; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50);</pre>
  89
                      reset \leftarrow 0;
  90
  91
  92
  93
  94
                      //exits
  95
                                                     a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);</pre>
  96
                                                     a <= 1; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 1; b <= 0; repeat(2) @(posedge CLOCK_50);
  97
  98
  99
                                                     a \leftarrow 0; b \leftarrow 0; repeat(2) @(posedge CLOCK_50);
100
                     // direction changes while entering
101
                                                     a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 1; b <= 0; repeat(2) @(posedge CLOCK_50);</pre>
102
103
                                                    a <= 1; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 1; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 1; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50);</pre>
104
105
106
107
108
109
110
111
                     // direction changes while exiting
112
113
                                                     a \leftarrow 0; b \leftarrow 0; repeat(2) @(posedge CLOCK_50);
114
                                                     a \leftarrow 0; b \leftarrow 1; repeat(2) @(posedge CLOCK_50);
                                                     a \leftarrow 1; b \leftarrow 1; repeat(2) @(posedge CLOCK_50);
115
                                                     a \leftarrow 0; b \leftarrow 1; repeat(2) @(posedge CLOCK_50);
116
                                                     a <= 1; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 1; b <= 0; repeat(2) @(posedge CLOCK_50);
117
118
                                                     a <= 1; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 1; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50);
119
120
                      $stop;
                end // intial
123
124
125
           endmodule // carSensor_testbench
126
```

```
/* Name: Eugene Ngo
          Date: 3/7/2023
 3
          Class: EE 371
          Lab 6: Parking Lot 3D Simulation
 5
6
      // DE1_SoC combines all the modules together, pipelining the control and // various incrememnt modules to Switches and VGPIO to then
      // send them to the datapath module to output to the HEX and RAM modules.
 9
      timescale 1 ps / 1 ps module DE1_SoC (CLOCK_50, HEX0, HEX1, HEX2, HEX3, HEX4, HEX5, KEY, SW, LEDR, V_GPIO);
10
11
          // define ports
12
          input logic CLOCK_50;
13
          output logic [6:0] HEXO, HEX1, HEX2, HEX3, HEX4, HEX5;
          input logic [3:0] KEY; input logic [9:0] SW;
14
15
16
          output logic [9:0] LEDR; inout logic [35:23] V_GPIO;
17
18
19
          logic clk;
20
21
          assign c1k = CLOCK_50;
          logic [1:0] counter_out;
logic [3:0] hour_out, incr_out, addr_out;
22
23
24
          logic [31:0] divided_clocks;
25
26
          // FPGA input
27
          assign V_{GPIO[26]} = V_{GPIO[28]};
                                                      // LED parking 1
                                                      // LED parking 2
28
          assign V_{GPIO[27]} = V_{GPIO[29]};
29
                                                     // LED parking 3
          assign V_{GPIO[32]} = V_{GPIO[30]};
30
31
          // Parking spot 1 occupied and Parking spot 2 occupied and Parking spot 3 occupied
32
          // = parking lot = full.
33
          assign V_{GPIO[34]} = V_{GPIO[28]} & V_{GPIO[29]} & V_{GPIO[30]};
                                                                                          // LED full
34
35
          // Parking lot isnt full and presence at entrance = open entrance gate assign V_GPIO[31] = \sim V_GPIO[34] \& V_GPIO[23]; // Open entrance
          // If anyone at exit sensor, open exit gate.
assign V_GPIO[33] = V_GPIO[24]; // Open exit
37
38
39
40
           // Helper logic, passed along to different modules.
41
          logic zeroOccupied;
42
      // logic [6:0] rushHourBegin, rushHourEnd;
43
          assign zeroOccupied = !(V_GPIO[28] | V_GPIO[29] | V_GPIO[30]);
44
45
          logic startRush;
46
          logic rushEnded;
47
          logic stopRush;
48
          logic endGameHexOut;
49
          // FPGA output, for debugging
assign LEDR[0] = V_GPIO[28]; // Presence parking
assign LEDR[1] = V_GPIO[29]; // Presence parking
assign LEDR[2] = V_GPIO[30]; // Presence parking
assign LEDR[3] = V_GPIO[23]; // Presence entrance
assign LEDR[4] = V_GPIO[24]; // Presence exit
assign LEDR[9] = endGameHexOut; // Presence exit
assign LEDR[8] = starRush;
assign LEDR[7] = starRush;
50
51
52
                                                 // Presence parking 1
// Presence parking 2
// Presence parking 3
// Presence entrance
53
54
55
56
57
58
          assign LEDR[7] = stopRush;
59
60
          // clockDivide generates slower clocks to process different inputs
61
          clock_divider clockDivide (.clock(clk), .reset(SW[9]), .divided_clocks(divided_clocks));
62
63
          // hourCount counter takes in the KEY[0] signal and increases the
64
           // current hour, progressing the day in the parking lot
65
          hourCount timeCounter (.inc(~KEY[0]), .clk(clk), .reset(SW[9]), .out(hour_out));
66
67
          // carCount counter takes in the parking spot signals from VGPIO 28-30 and outputs
68
          // the number of spots left
69
          carCount \#(3) counter (.park1(V_GPIO[28]), .park2(V_GPIO[29]), .park3(V_GPIO[30]), .full(
      V_GPIO[34]), .clk(clk), .reset(SW[9]), .out(counter_out));
71
          // The carIncrCounter, used for saving the values to RAM
72
          carIncrCounter incrCounter (.inc(V_GPIO[31]), .buttonReset(KEY[0]), .clk(clk), .reset(SW
```

```
[9]), .out(incr_out));
 73
          // The addressIterator, used for reading the values from RAM
addrIter addrIterator (.inc(endGameHexOut), .clk(clk), .reset(SW[9]), .out(addr_out));
 74
 75
 76
           // Pipelining the values from hourCount and carCount, we can generate control signals
       that are used to control the seven segment display.
 78
          controlUnit controls (.occupied(V_GPIO[34]), .noneOccupied(zeroOccupied), .hour(hour_out
          .reset(SW[9]), .clk(clk), .startRush(startRush), .stopRush(stopRush), .endGameHexOut(
       endGameHexOut), .rushEnded(rushEnded));
 79
 80
           // Pipelining the values from control signals to the datapath to generate the rush hour
       values and then push them to the seg7 display dataPathUnit path (.startRush(startRush), .stopRush(stopRush), .endGameHexOut(
 81
       endGameHexOut), .clk(clk), .in(counter_out), .time_in(hour_out), .incr_in(incr_out), .
       addr_in(addr_out),
 82
                             hexoutO(HEXO), .hexout1(HEX1), .hexout2(HEX2), .hexout3(HEX3), .hexout4(HEX4), .hexout5(HEX5
       ));
 83
 84
       endmodule // DE1_SoC
 85
       // DE1_SoC_testbench tests all expected, unexpected, and edgecase behaviors
 86
 87
       module DE1_SoC_testbench();
 88
           logic CLOCK_50;
          logic [6:0] HEXO, HEX1, HEX2, HEX3, HEX4, HEX5;
logic [3:0] KEY;
 89
 90
 91
           logic [9:0] SW;
 92
          logic [9:0] LEDR;
 93
          wire [35:23] V_GPIO;
 94
 95
          logic[4:0] sensors;
 96
 97
          assign \{V_GPIO[31], V_GPIO[34], V_GPIO[28], V_GPIO[29], V_GPIO[30]\} = sensors;
 98
 99
          DE1_SOC dut (CLOCK_50, HEX0, HEX1, HEX2, HEX3, HEX4, HEX5, KEY, SW, LEDR, V_GPIO);
100
101
          // Setting up the clock.
           parameter CLOCK_PERIOD = 100;
102
103
           initial begin
              CLOCK_5\bar{0} \leftarrow 0;
104
105
              forever #(CLOCK_PERIOD/2) CLOCK_50 <= ~CLOCK_50; // toggle the clock forever
106
          end // initial
107
108
          initial begin
                                              @(posedge CLOCK_50); // reset
@(posedge CLOCK_50); // inc past max limit
              SW[9] < = 1;
109
              SW[9] \leftarrow 0;
110
              sensors[0] <= 0;</pre>
111
                                               @(posedge CLOCK_50);
                                              @(posedge CLOCK_50)
@(posedge CLOCK_50)
@(posedge CLOCK_50)
@(posedge CLOCK_50)
112
              sensors[0]
                           <= 1;
                           <= 1;
113
              sensors[0]
114
              sensors[0]
              sensors[0]
115
                           <= 1;
                                              @(posedge CLOCK_50)
116
              sensors[1]
                          <= 1;
                                              @(posedge CLOCK_50)
              sensors[1]
                          <= 1;
117
                                              @(posedge CLOCK_50)
118
              sensors[1] \ll 1;
              sensors[1] <= 1;
sensors[1] <= 1;
119
                                               @(posedge CLOCK_50);
                                              @(posedge CLOCK_50);
120
121
              sensors[1] \ll 1;
                                               @(posedge CLOCK_50);
              KEY[0] <= 0;
KEY[0] <= 0;</pre>
122
                                               @(posedge CLOCK_50);
123
                                               @(posedge CLOCK_50);
              KEY[0] \leftarrow 0;
124
                                              @(posedge CLOCK_50)
              sensors[2] \leftarrow 0;
125
                                              @(posedge CLOCK_50)
                                              @(posedge CLOCK_50);
@(posedge CLOCK_50);
@(posedge CLOCK_50);
@(posedge CLOCK_50);
@(posedge CLOCK_50);
              sensors[3] \leftarrow 0;
126
127
              sensors[4]
                          <= 0;
              KEY[0] <= 0;
KEY[0] <= 0;</pre>
129
              KEY[0] \leftarrow 0
130
                                              @(posedge CLOCK_50);
@(posedge CLOCK_50);
131
              KEY[0] \leftarrow 0;
              KEY[0] \leftarrow 0;
132
              KEY[0] \leftarrow 0;
                                              @(posedge CLOCK_50);
133
134
              KEY[0] \leftarrow 0;
                                               @(posedge CLOCK_50);
135
              $stop;
136
          end // initial
```

137

Revision: DE1_SoC

```
/* Name: Eugene Ngo
          Date: 3/7/2023
 3
          Class: EE 371
 4
          Lab 6: Parking Lot 3D Simulation
 5
6
      // carCount takes 6 inputs (park1, park2, park3, full, clk, reset.
// It sets the state of the number of cars currently left based on
// the number of spots available. There is no incrementing or decrementing
// of an existing number, this is purely just sequential unit with a moore-like logic
// that outputs the number of spots available based on the number
7
 8
 9
10
11
      ^{\prime}/^{\prime} of spots taken. This is derived from the carCount from part 1
12
      // therefore, the parameter is kept, but it is not a requirement.
13
       timescale 1 ps / 1 ps
14
15
      module carCount #(parameter MAX=3) (park1, park2, park3, full, clk, reset, out);
16
17
          input logic park1, park2, park3, full, clk, reset;
18
          output logic [1:0] out;
19
20
21
          // Sequential logic for setting the number of spaces left based on the
// parking sensors..
22
          always_ff @(posedge clk) begin
              // If everything is reset, set output to 3 spots left
if (reset) begin
   out <= 2'b11;</pre>
23
24
25
26
              end
27
              // If 0 spots taken, output 3 spots left.
28
              if (~park1 & ~park2 & ~park3) begin
29
                  out <= 2'b11;
30
              end
31
              // If 1 spot taken, output 2 spots left
32
              else if ((park1 & ~park2 & ~park3) | (~park1 & park2 & ~park3) | (~park1 & ~park2 &
      park3)) begin
33
                  out <= 2'b10;
34
35
              // If 2 spots taken, output 1 spot left
else if ((park1 & park2 & ~park3) | (~park1 & park2 & park3) | (park1 & ~park2 & park3)
36
      )) begin // decrement when not at min
37
                  out <= 2'b01;
38
              end
              // If 3 spots taken, output 0 spot left (datapath should then convert this to "FULL").
39
40
              else if (full == 1'b1) begin
41
                  out <= 2'b00;
42
              end
43
              else
44
                  out <= out; // hold value otherwise</pre>
45
          end // always_ff
46
47
      endmodule
48
      // carCount_testbench tests all expected, unexpected, and edgecase behaviors // to ensure the module updates the current number of spots available based on the number
49
50
51
      // of cars in the parking lot.
52
53
54
55
      module carCount_testbench();
          // Same I/O as carCount()
          logic park1, park2, park3, full, clk, reset;
          logic [1:0] out;
56
          logic CLOCK_50;
57
58
          carCount #(3) dut (.park1, .park2, .park3, .full, .clk(CLOCK_50), .reset, .out);
59
60
          // Setting up the clock.
61
          parameter CLOCK_PERIOD = 100;
62
          initial begin
              CLOCK_50 <= 0;
63
              forever #(CLOCK_PERIOD/2) CLOCK_50 <= ~CLOCK_50; // toggle the clock forever
64
65
          end // initial
66
67
          initial begin
68
              reset \leftarrow 1;
                                                  @(posedge CLOCK_50); // reset
                                                  @(posedge CLOCK_50); // inc past max limit @(posedge CLOCK_50); // dec past min limit @(posedge CLOCK_50); // dec past min limit
              reset <= 0;
70
              park1 \ll 0;
71
              park1 <= 1;
```

```
/* Name: Eugene Ngo
 2
          Date: 3/7/2023
 3
          Class: EE 371
          Lab 6: Parking Lot 3D Simulation
 5
6
7
      // addrIter iterates through the different addresses on the RAM
      // this is used in the datapath unit, once the parking lot is in the // state of showing RAM data. It iterates through the integers // 0 - 7, cycling back to 0 once it reaches 7. It is reset // via the reset input, SW[9]. timescale 1 ps / 1 ps
 8
9
10
11
12
      module addrIter (inc, clk, reset, out);
13
14
15
          // Basic I/O. Inc enables incremementing the address,
16
          // this is triggered once parking lot is at the end of day.
17
          // The output is a 4 bit number used to access RAM memory.
18
          input logic inc, clk, reset;
output logic [3:0] out;
19
20
21
22
          // Sequential logic for counting up and counting down depending on the input. always_ff @(posedge clk) begin ____
23
              // reset if reset switch is flipped.
if (reset) begin
24
25
26
27
                  out <= 4'b0000;
28
              // incremenet when the counter is not at max (7).
              else if (inc & out < 4'b1000) begin //increment when not at max
29
30
                  out <= out + 4'b0001;
31
32
33
34
35
              // reset to zero if the value ever exceeds max (7) else if (out > \frac{4}{b0111}) begin
                  out <= 4'b0000;
36
37
              // keep the value at out if none of the other conditions are met.
              else
38
                  out <= out; // hold value otherwise
39
          end // always_ff
40
41
      endmodule
42
43
      // addrIter_testbench tests all expected, unexpected, and edgecase behaviors
44
      // to ensure the module iterates through addresses 0 to 7, making sure the value
45
      // output value is updated properly.
46
      module addrIter_testbench();
47
48
          // Same I/O as addrIter()
49
          logic inc, clk, reset;
logic [3:0] out;
50
51
52
          logic CLOCK_50;
53
54
55
          addrIter dut (.inc, .clk(CLOCK_50), .reset, .out);
          // Setting up the clock.
56
57
          parameter CLOCK_PERIOD = 100;
          initial begin
58
              CLOCK_50 \ll 0;
59
              forever #(CLOCK_PERIOD/2) CLOCK_50 <= ~CLOCK_50; // toggle the clock forever
60
          end // initial
61
62
          initial begin
                                                 @(posedge CLOCK_50); // reset
@(posedge CLOCK_50); // inc past max limit
repeat(7) @(posedge CLOCK_50); // dec past min limit
repeat(30) @(posedge CLOCK_50); // dec past min limit
              reset <= 1;
63
64
              reset \leftarrow 0;
              inc <= 0;
inc <= 1;
65
66
67
              $stop;
68
69
      endmodule // counter_testbench
```

```
/* Name: Eugene Ngo
         Date: 3/7/2023
 3
         Class: EE 371
         Lab 6: Parking Lot 3D Simulation
 5
6
7
      // carIncrCounter takes in an increment and two reset inputs
      // to update a stored logic variable that acts as a storage
     // of the number of cars that have enterred on a given hour. // This count is reset everytime the reset switch is flipped
9
10
      // or if the hour increment button is hit, allowing for a new
11
12
      // value to be enterred into the RAM storage with the addressIterator's
      // address output.
13
14
       timescale 1 \text{ ps } / 1 \text{ ps}
      module carIncrCounter (inc, buttonReset, clk, reset, out);
  // Inc logic is used to incremement the value of the
15
16
17
         // outputted car numbers until it reaches a maximum of 8
18
         // and then stopping.
19
20
21
         input logic inc, clk, reset, buttonReset;
output logic [3:0] out;
22
         // Sequential logic for counting up and counting down depending on the input.
always_ff @(posedge clk) begin
   // if Sw[9] or Key[0] is pressed, reset.
   if (reset | buttonReset) begin
      out <= 4'b0000;</pre>
23
24
25
26
27
28
             end
29
             // Otherwise, just increment the value.
30
             else if (inc & out < 4'b1000) begin //increment when not at max
31
                out \leq out + 4'b0001;
32
             end
33
34
35
             // If none of the above are met, hold onto the current value.
             else
                out <= out; // hold value otherwise
36
         end // always_ff
37
      endmodule
38
39
40
      // carIncrCounter_testbench tests all expected, unexpected, and edgecase behaviors
      // of carIncr, ensuring it counts up to 8, and holds that value, unless the button
41
42
      // or switch reset values are triggered. This is used to store values into the RAM.
43
     module carIncrCounter_testbench();
44
         logic inc, clk, reset, buttonReset;
logic [3:0] out;
45
46
         logic CLOCK_50;
47
48
         carIncrCounter dut (inc, buttonReset, CLOCK_50, reset, out);
49
50
51
         // Setting up the clock.
         parameter CLOCK_PERIOD = 100;
52
         initial begin
53
             CLOCK_50 \ll 0;
54
             forever #(CLOCK_PERIOD/2) CLOCK_50 <= ~CLOCK_50; // toggle the clock forever
55
         end // initial
56
57
         initial begin
                                             58
             reset \leftarrow 1;
59
             reset \leftarrow 0;
60
             inc \leftarrow 0;
61
             inc \leftarrow 1;
62
             buttonReset <= 1;</pre>
63
             buttonReset <= 0;</pre>
             inc <= 0;
inc <= 1;
64
65
66
             $stop;
67
         end
      endmodule // counter_testbench
68
```

```
/* Name: Eugene Ngo
  2
                   Date: 3/7/2023
                   Class: EE 371
  4
5
6
7
                   Lab 6: Parking Lot 3D Simulation
           // Clock divider for hardware testing. Takes 1-bit input clock and reset and outputs
// 32-bit divided_clocks to get slower clocking for testing on the hardware.
// Module was borrowed from EE 271.
// divided_clocks[0] = 25MHz, [1] = 12.5Mhz, ... [23] = 3Hz, [24] = 1.5Hz, [25] = 0.75Hz, ...
`timescale 1 ps / 1 ps
module clock_divider (clock, reset, divided_clocks);
   input logic reset, clock;
   output logic [31:0] divided_clocks = 0;
  8
10
11
12
13
14
15
16
17
                   always_ff @(posedge clock) begin
   divided_clocks <= divided_clocks + 1;</pre>
18
19
20
                   end // always_ff
            endmodule // clock_divider
21
22
```

```
/* Name: Eugene Ngo
          Date: 3/7/2023
 3
          Class: EE 371
          Lab 6: Parking Lot 3D Simulation
 5
6
 7
      // controlUnit takes in all enabling inputs to generate reliable
      // control signals which manipulate the multiple paths data can take // in the dataPath unit. As inputs, it takes in the current hour,
 8
 9
      // status of the parking lots and outputs whether it is the start // of a rush, the end, the end of the game and if rush has officially ended
10
11
12
      // These states are used to determine what should be outputted to the
      // HEX values based on the control outputs.
13
      timescale 1 ps / 1 ps
module controlUnit (occupied, noneOccupied, hour, reset, clk, startRush, stopRush,
14
15
      endGameHexOut, rushEnded);
16
17
          // Occupied is the input of if all 3 spots are occupied
          // noneOccupied is the input of if none of the spots are occupied,
// it is not the opposite of occupied, as this is
// specifically for if NONE of the spots are occupied.
// The last input is the current hour.
18
19
20
21
          // The occupied input is used to determine the startRush logic. // If all 3 spots are occupied, it is currently rush hour. // If none are occupied, rushHour is over.
22
23
24
25
          // If the current state reaches the true end of the parking
          // state, there was a proper rush hour, thus outputting
// "rushEnded". Lastly, if the current hour is 8, it is
// the end of the parking lot, regardless of rushHour occuring
26
27
28
29
          // or not.
30
          input logic occupied, noneOccupied, reset, clk;
31
          input logic [3:0] hour;
32
33
34
          output logic startRush, stopRush, endGameHexOut, rushEnded;
          // An enum to determine the current state of the lot.
35
          enum {s_regular_op, s_rush_start, s_rush_end, s_end} ps, ns;
36
37
38
           // Resets the state to the beginning if reset.
          always_ff @ (posedge clk) begin
39
40
              if (reset)
41
                  ps <= s_regular_op;</pre>
42
43
                  ps <= ns;
44
45
          end
46
47
          // Iterates through different states based on
          // input logic signals while also defining outputs // based on current state. Mealy machine. always_comb begin
48
49
50
51
              case(ps)
52
                  s_regular_op:
53
54
55
                      if (startRush) ns = s_rush_start;
                      else ns = s_regular_op;
                  s_rush_start:
56
                      if (stopRush) ns = s_rush_end;
57
                      else ns = s_rush_start;
58
                  s_rush_end:
59
                      if (endGameHexOut) ns = s_end;
60
                      else ns = s_rush_end;
61
62
                      if (endGameHexOut) ns = s_end;
63
                      else ns = s_end;
64
              endcase
65
          end
66
67
          // Assigns the output signals to different input conditions.
68
          assign startRush = occupied;
69
          assign stopRush = noneOccupied;
70
          assign rushEnded = (ps == s_end);
71
72
          // a comb unit to ensure the endGame is triggered
```

```
// for the hour being greater than (shouldn't happen)
           // or equal to 8.
 75
           always_comb begin
               case (hour)
4'b0000: endGameHexOut = 0;
 76
                  4'b0001: endGameHexOut = 0;
4'b0010: endGameHexOut = 0;
 79
                  4'b0011: endGameHexOut = 0;
 80
                  4'b0100: endGameHexOut = 0;
 81
                  4'b0101: endGameHexOut = 0;
 82
 83
                  4'b0110: endGameHexOut = 0;
 84
                  4'b0111: endGameHexOut = 0;
 85
                  4'b1000: endGameHexOut = 1;
 86
                  4'b1001: endGameHexOut = 1;
 87
                  4'b1010: endGameHexOut = 1;
 88
                  4'b1011: endGameHexOut = 1;
 89
                  4'b1100: endGameHexOut = 1;
                  4'b1101: endGameHexOut = 1;
 90
                  4'b1110: endGameHexOut = 1;
4'b1111: endGameHexOut = 1;
default: endGameHexOut = 4'bX;
 91
 92
 93
 94
                endcase
 95
           end
 96
       endmodule
 97
 98
       // controlUnit_testbench tests all expected, unexpected, and edgecase behaviors
 99
       module controlUnit_testbench();
100
           logic CLOCK_50;
101
           logic occupied, noneOccupied, reset, clk;
102
           logic [3:0] hour;
103
           logic startRush, stopRush, endGameHexOut, rushEnded;
104
105
106
           controlUnit dut (occupied, noneOccupied, hour, reset, CLOCK_50, startRush, stopRush,
       endGameHexOut, rushEnded);
107
108
           // Setting up the clock.
109
           parameter CLOCK_PERIOD = 100;
110
           initial begin
              CLOCK_50 \leftarrow 0:
111
              forever #(CLOCK_PERIOD/2) CLOCK_50 <= ~CLOCK_50; // toggle the clock forever
112
113
           end // initial
114
115
           initial begin
                                               @(posedge CLOCK_50); // reset
@(posedge CLOCK_50); // inc past max limit
@(posedge CLOCK_50);
116
              reset <= 1;
117
              reset \leftarrow 0;
              hour <= 4'b0000;
118
                                               @(posedge CLOCK_50);
@(posedge CLOCK_50);
@(posedge CLOCK_50);
@(posedge CLOCK_50);
@(posedge CLOCK_50);
              occupied <=1;</pre>
119
120
              occupied <=0;
              occupied <=0;
              noneOccupied <=1;
123
              noneOccupied <=0;
124
              noneOccupied <=0;</pre>
                                                      @(posedge CLOCK_50);
              hour <= 4'b1000:
                                               @(posedge CLOCK_50);
125
              $stop;
126
127
           end // initial
       endmodule // seg7_testbench
128
```

```
/* Name: Eugene Ngo
           Date: 3/7/2023
 3
           Class: EE 371
 4
5
6
7
           Lab 6: Parking Lot 3D Simulation
       // dataPathUnit outputs different values
       // the hex displays based on many different control signals.
       // These control signals are primarily determined by the controlUnit. // This unit outputs data to the RAM and the HEX displays and
 9
10
       // then reads from the RAM into the Hex displays once the parking lot day is done.
11
12
        timescale 1 ps / 1 ps
13
        module dataPathUnit (startRush, stopRush, endGameHexOut, clk, in, time_in, incr_in, addr_in
       , reset, rushEnded, slowClk, hexout0, hexout1, hexout2, hexout3, hexout4, hexout5);
           // In is the input from the carCount unit. 2 bits, to represent the number of cars // left.
14
15
16
17
           input logic [1:0] in;
           // Time in represents the current hour of the day, the output of the hourCount module. // Incr_in and addr_in are values used for the RAM module. Incr_in represents // the output of the carIncr unit and the addr_in represents the output of the // addrIncr unit. These are then inputted into the RAM module to first // write values in and then read from it once the parking lot is done. input logic [3:0] time_in, incr_in, addr_in;
18
19
20
21
22
23
24
25
26
           // main outputs of the control logic unit. These are used to
27
           // update HEX in specific conditions or set values that are to update the hex.
28
           // StartRush indicates to datapath the start of the rush and it stores that hour.
29
           // stopRush indicates the stop of the rush and it stores that hour.
30
           // endGameHexOut indicates that the parking lot day is done and that
           // the output is now to be rushHour info and RAM info.
31
32
           // clk and reset are standard.
           // rushEnded is the key to ensuring rushHour outputs only occur when // rushHours actually occured.
// slowClk is the other clock used to load in RAM values to hex, slower // to ensure they are visible.
33
34
35
36
           input logic startRush, stopRush, endGameHexOut, clk, reset, rushEnded, slowClk; // HexoutO-5 output to the Hex displays in DE1_SoC output logic [6:0] hexoutO, hexout1, hexout2, hexout3, hexout4, hexout5;
37
38
39
40
41
           // Different hex outputs that are stored to based on the control signals.
42
           // These the hexouts are eventually set if the appropriate control signals are triggered.
43
44
45
           logic[6:0] rushHourBegin, rushHourEnd, endingAddr, endingVal;
46
            // The clock that is selected at the end for units that require slower clocks.
47
48
            logic selectedClock;
49
50
            // Slow clock is divided_clocks[25] to act at 0.75 Hz which is approximately 0.75
       updates per second
51
52
53
54
55
           // similar to the requirement of 1 update per second in the lab manual
            // Assigning hex display variables on necessary numbers.
           logic [6:0] hex0, hex1, hex2, hex3, hex4, hex5, hex6, hex7, hex8, hex9;
logic [7:0] ramOutput;
56
57
58
           assign hex\bar{0} = 7'b1000000; // 0
           assign hex1 = 7'b1111001; //
           assign hex2 = 7'b0100100; //
           assign hex2 = 7 b0100100; // 2
assign hex3 = 7'b0110000; // 3
assign hex4 = 7'b0011001; // 4
assign hex5 = 7'b0010010; // 5
assign hex6 = 7'b0000010; // 6
assign hex7 = 7'b1111000; // 7
assign hex8 = 7'b00000000; // 8
assign hex9 = 7'b00100000; // 9
59
60
61
62
63
64
65
66
67
            // Assigning hex display variables on necessary letters.
           logic [6:0] hexf, hexu, hexl, hexc, hexe, hexa, hexr, hexoff, hexdash;
assign hexf = 7'b0001110; // F
assign hexu = 7'b1000001; // U
68
70
           assign hex1 = 7'b1000111; // L
71
```

```
assign hexoff = 7'b1111111; // off
 73
           assign hexdash = 7'b0111111; // -
 74
 75
           // The selected clock. If it is the end game, use a slower clock. This
           // selected clock is then used for the hex update for hex2 and 1 for the rAM // readings.
 76
 78
           assign selectedClock = endGameHexOut ? slowClk : clk;
 79
 80
 81
           // Logic for hexoutO. If it's the endgame, it's off otherwise
           // displays the number of spots left. If the spots are full
// it displays the last l in full.
 82
 83
 84
           always_ff @ (posedge clk) begin
 85
              case(endGameHexOut)
 86
                  1'b0:
 87
                     case(in)
 88
                           'b00: hexout0 = hex1;
 89
                         2'b01: hexout0 = hex1;
 90
                         <mark>2'b10</mark>: hexout0 = hex2;
                         2'b11: hexout0 = hex3;
 91
 92
                         default: hexout0 = 7'bx;
 93
                     endcase
 94
 95
                  1'b1:
 96
                     hexout0 <= hexoff;</pre>
 97
              endcase
 98
           end // always_comb
 99
           // Logic for hexout1. If it's the endgame, it displays the
100
           // RAM value of the spot address being iterated over.
101
102
           // Otherwise, it displays off, unless the spots are full
           // in which case it displays the letter L
103
104
           always_ff @ (posedge selectedClock) begin
              case(endGameHexOut)
   1'b0:
105
106
107
                     case(in)
108
                           'b00: hexout1 <= hexl;
                         2'b01: hexout1 <= hexoff;</pre>
109
                         2'b10: hexout1 <= hexoff</pre>
110
                         2'b11: hexout1 <= hexoff;</pre>
111
                         default: hexout1 <= 7'bx;</pre>
112
113
                     endcase
                  1'b1:
114
115
                     hexout1 <= endingVal;
116
              endcase
117
           end // always_comb
118
           // Logic for hexout2. If it's the endgame, it displays the
119
           // RAM address of the address being iterated over.
120
           // Otherwise, it displays off, unless the spots are
           // full in which case it displays u.
always_ff @ (posedge selectedClock) begin
121
122
123
              case(endGameHexOut)
                  1'b0:
124
125
                     case(in)
126
                         2'b00: hexout2 <= hexu;
                         2'b01: hexout2 <= hexoff;
127
                         2'b10: hexout2 <= hexoff;
128
129
                         2'b11: hexout2 <= hexoff;</pre>
130
                         default: hexout2 <= 7'bx;</pre>
131
                     endcase
132
                  1'b1:
133
                     hexout2 <= endingAddr;</pre>
134
              endcase
135
           // Logic for hexout3. If it's the endgame
// it displays the rushHour beginning number.
// If there is no end to the rush hour, it displays hash.
136
137
138
           // In non endgame. it displays the letter F in full.
always_ff @ (posedge selectedClock) begin
139
140
              case(endGameHexOut)
141
142
                  1'b0:
143
                     case(in)
144
                         2'b00: hexout3 <= hexf;</pre>
```

Project: DE1_SoC

```
2'b01: hexout3 <= hexoff;</pre>
146
                          2'b10: hexout3 <= hexoff;</pre>
147
                          2'b11: hexout3 <= hexoff;</pre>
148
                          default: hexout3 <= 7'bX;</pre>
149
                      endcase
                   1'b1:
                      case (rushEnded)
                          1'b1:
                              hexout3 <= rushHourBegin;</pre>
154
                          1'b0:
155
                              hexout3 <= hexdash;
156
                      endcase
               endcase
157
158
           end
159
160
           // Logic for hexout4. In endgame, it shows the hour
161
           // that rush hour ended and displasy a dash if it never ended.
162
           // Stays off otherwise.
           always_ff @ (posedge clk) begin
163
               case(endGameHexOut)
164
165
                      case(in)
166
167
                            'b00: hexout4 <= hexoff;
168
                          2'b01: hexout4 <= hexoff</pre>
                          2'b10: hexout4 <= hexoff</pre>
169
                          <mark>2'b11</mark>: hexout4 <= hexoff;
170
171
                          default: hexout4 <= 7'bx;
172
                      endcase
                   1'b1:
173
174
                      case (rushEnded)
175
                          1'b1:
176
                              hexout4 <= rushHourEnd;
                          1'b0:
177
178
                              hexout4 <= hexdash;
179
                      endcase
180
               endcase
181
           end
           // Logic for setting the hour for rushHourbegin, // If startRush is triggered, store the hour it // was triggered in as a hex.
182
183
184
           always_ff@(posedge startRush) begin
185
186
               case(time_in)
187
                   4'b0000: rushHourBegin <= hex0;</pre>
                   4'b0001: rushHourBegin <= hex1;
188
189
                   4'b0010: rushHourBegin <= hex2;
190
                   4'b0011: rushHourBegin <= hex3;
191
                   4'b0100: rushHourBegin <= hex4;
192
                   4'b0101: rushHourBegin <= hex5;
                  4'b0110: rushHourBegin <= hex6;
4'b0111: rushHourBegin <= hex7;
4'b1000: rushHourBegin <= hex8;
4'b1001: rushHourBegin <= hexoff;
193
194
195
196
                   4'b1010: rushHourBegin <= hexoff
197
                   4'b1011: rushHourBegin <= hexoff
198
                   4'b1100: rushHourBegin <= hexoff;
199
200
                   4'b1101: rushHourBegin <= hexoff;
201
                   4'b1110: rushHourBegin <= hexoff;</pre>
202
                   4'b1111: rushHourBegin <= hexoff;</pre>
203
                   default: rushHourBegin <= 7'bX;</pre>
204
               endcase
205
           end
206
207
208
           // Logic for setting the hour for rushHourend,
           // If stopRush is triggered, store the hour it // was triggered in as a hex. always_ff@ (posedge stopRush) begin
209
210
211
212
               case(time_in)
                   4'b0000: rushHourEnd <= hex0;
213
                   4'b0001: rushHourEnd <= hex1;
                   4'b0010: rushHourEnd <= hex2;
                   4'b0011: rushHourEnd <= hex3;
216
217
                   4'b0100: rushHourEnd <= hex4;
```

```
4'b0101: rushHourEnd <= hex5;
219
                  4'b0110: rushHourEnd <= hex6;
220
                  4'b0111: rushHourEnd <= hex7;
                  4'b1000: rushHourEnd <= hex8
                  4'b1001: rushHourEnd <= hex9;
4'b1010: rushHourEnd <= hex1;
4'b1011: rushHourEnd <= hex1;
                  4'b1100: rushHourEnd <= hexl
                  4'b1101: rushHourEnd <= hexl
                  4'b1110: rushHourEnd <= hexl;
228
                  4'b1111: rushHourEnd <= hexl;</pre>
229
                  default: rushHourEnd <= hexl;</pre>
230
              endcase
231
           end
232
233
           // Logic for setting Hexout5. This is
234
           // only set by the time in, if that exceeds
235
           // 7, sets it to off.
           always_ff @ (posedge clk) begin
236
               case(time_in)
237
238
                     b0000: hexout5 <= hex0;
                  4'b0001: hexout5 <= hex1;
239
                  4'b0010: hexout5 <= hex2;
240
241
                  4'b0011: hexout5 <= hex3;
                  4'b0100: hexout5 <= hex4;
242
                  4'b0101: hexout5 <= hex5;
243
                  4'b0110: hexout5 <= hex6;
244
245
                  4'b0111: hexout5 <= hex7;
                  4'b1000: hexout5 <= hexoff;
246
                  4'b1001: hexout5 <= hexoff;
247
                  4'b1010: hexout5 <= hexoff;
248
249
                  4'b1011: hexout5 <= hexoff
                  4'b1100: hexout5 <= hexoff
250
                  4'b1101: hexout5 <= hexoff;
                  4'b1110: hexout5 <= hexoff;
4'b1111: hexout5 <= hexoff;
                  default: hexout5 <= 7'bX;</pre>
              endcase
           end
257
           // Translates the address the RAM is being
           // iterated into a HEX digit between 0 and 7.
260
           always_ff @ (posedge clk) begin
261
262
               case(addr_in)
                  4'b0000: endingAddr <= hex0;
263
264
                  4'b0001: endingAddr <= hex1;
                  4'b0010: endingAddr <= hex2;
4'b0011: endingAddr <= hex3;
4'b0100: endingAddr <= hex4;
4'b0101: endingAddr <= hex5;
4'b0110: endingAddr <= hex5;
265
266
267
268
269
                  4'b0111: endingAddr <= hex7;
270
                  4'b1000: endingAddr <= hexoff
271
                  4'b1001: endingAddr <= hexoff;
272
273
                  4'b1010: endingAddr <= hexoff;</pre>
                  4'b1011: endingAddr <= hexoff;
274
                  4'b1100: endingAddr <= hexoff;
275
276
                  4'b1101: endingAddr <= hexoff;
                  4'b1110: endingAddr <= hexoff;
277
                  default: endingAddr <= 7'bX;</pre>
278
279
              endcase
280
           end
           // Translates the ramOutput value to
// a hex digit to display on hex2.
always_ff @ (posedge clk) begin
284
285
               case(ramOutput)
                  8'b000000000: endingVal <= hex0;
286
                  8'b00000001: endingval <= hex1;
287
288
                  8'b00000010: endingval <= hex2;
                  8'b00000011: endingval <= hex3;
289
                  8'b00000100: endingVal <= hex4;
290
```

Date: March 13, 2023

Project: DE1_SoC

```
8'b00000101: endingVal <= hex5;
292
                 8'b00000110: endingval <= hex6;
293
                 8'b00000111: endingval <= hex7;
                 8'b00001000: endingval <= hex8
294
295
                 8'b00001001: endingVal <= hexoff
296
                 8'b00001010: endingVal <= hexoff
                 8'b00001011: endingVal <= hexoff:
297
298
                 8'b00001100: endingval <= hexoff;
                 8'b00001101: endingVal <= hexoff;
8'b00001110: endingVal <= hexoff;
default: endingVal <= 7'bX;
299
300
301
302
              endcase
303
          end
304
305
          // Saves to ram when not in endgame, reads from ram in endgame.
306
           RAM8x16 ram(.clock(clk), .data(incr_in), .rdaddress(addr_in),.wraddress(time_in),.wren
       (!endGameHexOut),.q(ramOutput));
307
        endmodule // seg7
308
309
310
        // dataPathUnit_testbench tests all expected, unexpected, and edgecase behaviors
        // iterates through different inputs of time and inputs to // see the impact on the parking lot. module dataPathUnit_testbench();
311
312
313
314
          logic CLOCK_50;
          logic [1:0] in;
logic [3:0] time_in, incr_in, addr_in;
315
316
317
          logic startRush, stopRush, endGameHexOut, clk, reset, rushEnded, slowClk;
318
          logic [6:0] hexout0, hexout1, hexout2, hexout3, hexout4, hexout5;
319
320
          dataPathUnit dut (startRush, stopRush, endGameHexOut, CLOCK_50, in, time_in, incr_in,
       addr_in, reset, rushEnded, CLOCK_50, hexout0, hexout1, hexout2, hexout3, hexout4, hexout5
       );
321
322
          // Setting up the clock.
323
          parameter CLOCK_PERIOD = 100;
           initial begin
324
325
              CLOCK_50 \ll 0;
326
              forever #(CLOCK_PERIOD/2) CLOCK_50 <= ~CLOCK_50; // toggle the clock forever
          end // initial
327
328
329
          initial begin
                                              @(posedge CLOCK_50); // reset
330
              reset \leftarrow 1;
                                              @(posedge CLOCK_50); // inc past max limit
331
              reset \leftarrow 0;
              in <= 2'b10;
332
                                              @(posedge CLOCK_50);
              time_in <= 4'b0011;
333
                                              @(posedge CLOCK_50)
334
              startRush <= 1;
                                              @(posedge CLOCK_50)
                                              @(posedge CLOCK_50);
@(posedge CLOCK_50);
@(posedge CLOCK_50);
@(posedge CLOCK_50);
@(posedge CLOCK_50);
335
              startRush <= 0;
              time_in <= 4'b0100;
stopRush <= 1;
336
337
338
              stopRush <= 0;
              in <= 2'b11;
339
                                                 @(posedge CLOCK_50);
340
              rushEnded <= 1;
              time_in <= 4'b1000;
                                              @(posedge CLOCK_50);
341
              $stop;
342
343
          end // initial
       endmodule // seg7_testbench
```

344

```
/* Name: Eugene Ngo
         Date: 3/7/2023
 3
         Class: EE 371
         Lab 6: Parking Lot 3D Simulation
 5
6
      // hourCount takes 2 inputs (reset, incr) and outputs
      // the hours counted thus far to progress the day in the parking lot system
     timescale 1 ps / 1 ps module hourCount (inc, clk, reset, out);
 9
10
11
12
         input logic inc, clk, reset;
13
         output logic [3:0] out;
14
15
          // Sequential logic for counting up and counting down depending on the input.
16
         always_ff @(posedge clk) begin
17
             if (reset) begin
18
                out <= 4'b0000;
19
20
21
             end
             else if (inc & out < 4'b1000) begin //increment when not at max
                out <= out + 4'b0001;
22
             end
23
             else
24
                out <= out; // hold value otherwise</pre>
25
         end // always_ff
26
27
      endmodule
28
29
      // hourCount_testbench tests all expected, unexpected, and edgecase behaviors
30
      module hourCount_testbench();
         logic inc, clk, reset;
logic [3:0] out;
31
32
33
34
35
         logic CLOCK_50;
         hourCount dut (.inc, .clk(CLOCK_50), .reset, .out);
36
37
         // Setting up the clock.
38
          parameter CLOCK_PERIOD = 100;
39
          initial begin
40
             CLOCK_50 \leftarrow 0;
41
             forever #(CLOCK_PERIOD/2) CLOCK_50 <= ~CLOCK_50; // toggle the clock forever
42
         end // initial
43
44
         initial begin
                                             @(posedge CLOCK_50); // reset
@(posedge CLOCK_50); // inc past max limit
repeat(7) @(posedge CLOCK_50); // dec past min limit
repeat(7) @(posedge CLOCK_50); // dec past min limit
45
             reset \leftarrow 1;
46
             reset \leftarrow 0;
47
             inc <= 0;
48
             inc <= 1;
49
             $stop;
50
51
      endmodule // counter_testbench
```

```
// megafunction wizard: %RAM: 2-PORT%
      // GENERATION: STANDARD
 3
     // VERSION: WM1.0
 4
      // MODULE: altsyncram
 6
     7
     // Megafunction Name(s):
// altsyncram
 8
 9
10
11
         Simulation Library Files(s):
      //
12
                    altera mf
13
        **********
14
15
         THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
16
17
     // 17.0.0 Build 595 04/25/2017 SJ Lite Edition
      // *****************
18
19
20
21
      //Copyright (C) 2017 Intel Corporation. All rights reserved. //Your use of Intel Corporation's design tools, logic functions
22
      //and other software and tools, and its AMPP partner logic
//functions, and any output files from any of the foregoing
//(including device programming or simulation files), and any
23
24
25
26
      //associated documentation or information are expressly subject
      //to the terms and conditions of the Intel Program License
27
28
      //Subscription Agreement, the Intel Quartus Prime License Agreement,
29
      //the Intel MegaCore Function License Agreement, or other
     //applicable license agreement, including, without limitation, //that your use is for the sole purpose of programming logic //devices manufactured by Intel and sold by Intel or its
30
31
32
33
      //authorized distributors. Please refer to the applicable
      //agreement for further details.
35
36
      // synopsys translate_off
37
      timescale 1 ps / 1 ps
// synopsys translate_on
38
39
40
     module RAM8x16 (
         clock,
41
42
         data,
43
         rdaddress,
44
         wraddress,
45
         wren,
46
         q);
47
48
                  clock;
         input
         input [3:0] input [3:0]
49
                        data;
50
                        rdaddress;
51
         input [3:0]
                        wraddress;
52
         input wren;
output [7:0]
53
54
      `ifndef ALTERA_RESERVED_QIS
      // synopsys translate_off
55
56
57
       endif
         tri1
                   clock;
58
                  wren;
59
       ifndef ALTERA_RESERVED_QIS
      // synopsys translate_on
60
       endif
61
62
         wire [7:0] sub_wire0;
wire [7:0] q = sub_wire0[7:0];
63
64
65
66
         altsyncram altsyncram_component (
67
                    .address_a (wraddress),
                    .address_b (rdaddress),
68
                    .clock0 (clock),
69
70
                    .data_a (data),
                    .wren_a (wren)
72
                    .q_b (sub_wire0),
73
                    .aclr0 (1'b0),
```

Project: DE1_SoC

```
.aclr1 (1'b0),
 75
                           .addressstall_a (1'b0),
 76
                           .addresssta]1_b(1'b0),
                           .byteena_a (1'b1),
.byteena_b (1'b1),
.clock1 (1'b1),
.clocken0 (1'b1),
  79
                           .clocken1 (1'b1),
.clocken2 (1'b1),
.clocken3 (1'b1),
 83
                           .data_b (\{8\{1'b1\}\}),
                           .eccstatus (),
                           .q_a (),
 86
                           .rden_a (1'b1),
.rden_b (1'b1),
 87
 88
                           .wren_b (1'b0));
 89
 90
             defparam
 91
                  altsyncram_component.address_aclr_b = "NONE"
                  altsyncram_component.address_reg_b = "CLOCKO"
 92
                 altsyncram_component.clock_enable_input_a = "BYPASS", altsyncram_component.clock_enable_input_b = "BYPASS", altsyncram_component.clock_enable_output_b = "BYPASS", altsyncram_component.clock_enable_output_b = "BYPASS".
 93
 94
 95
                  altsyncram_component intended_device_family = "Cyclone v"
altsyncram_component lpm_type = "altsyncram",
 96
 97
 98
                  altsyncram_component.numwords_a = 16,
 99
                  altsyncram_component.numwords_b = 16,
                  altsyncram_component.operation_mode = "DUAL_PORT",
100
                  altsyncram_component.outdata_aclr_b = "NONE"
101
                  altsyncram_component.outdata_reg_b = "CLOCKO"
102
                  altsyncram_component.power_up_uninitialized = "FALSE",
103
                  altsyncram_component ram_block_type = "M10K"
104
                  altsyncram_component.read_during_write_mode_mixed_ports = "DONT_CARE",
105
106
                  altsyncram_component.widthad_a = 4,
107
                  altsyncram_component.widthad_b = 4,
108
                  altsyncram_component.width_a = 8,
109
                  altsyncram_component.width_b = 8,
110
                  altsyncram_component.width_byteena_a = 1;
111
112
113
         endmodule
114
115
116
         // CNX file retrieval info
117
         // Retrieval info: PRIVATE: ADDRESSSTALL_A NUMERIC "0"
// Retrieval info: PRIVATE: ADDRESSSTALL_B NUMERIC "0"
118
119
         // Retrieval info: PRIVATE: BYTEENA_ACLR_A NUMERIC
120
121
         // Retrieval info: PRIVATE: BYTEENA_ACLR_B NUMERIC
         // Retrieval info: PRIVATE: BYTE_ENABLE_A NUMERIC "O"
// Retrieval info: PRIVATE: BYTE_ENABLE_B NUMERIC "O"
// Retrieval info: PRIVATE: BYTE_SIZE NUMERIC "8"
// Retrieval info: PRIVATE: BlankMemory NUMERIC "1"
122
123
124
125
         // Retrieval info: PRIVATE: CLOCK_ENABLE_INPUT_A NUMERIC "0"
// Retrieval info: PRIVATE: CLOCK_ENABLE_INPUT_B NUMERIC "0"
126
127
         // Retrieval info: PRIVATE: CLOCK_ENABLE_OUTPUT_A NUMERIC "O"
128
129
         // Retrieval info: PRIVATE: CLOCK_ENABLE_OUTPUT_B NUMERIC "0"
         // Retrieval info: PRIVATE: CLRdata NUMERIC "O"
130
         // Retrieval info: PRIVATE: CLRq NUMERIC "0"
131
132
         // Retrieval info: PRIVATE: CLRrdaddress NUMERIC "0"
133
         // Retrieval info: PRIVATE: CLRrren NUMERIC "0"
134
         // Retrieval info: PRIVATE: CLRwraddress NUMERIC "0"
         // Retrieval info: PRIVATE: CLRwren NUMERIC
135
         // Retrieval info: PRIVATE: CLRWren NOMERIC 0
// Retrieval info: PRIVATE: Clock NUMERIC "0"
// Retrieval info: PRIVATE: Clock_A NUMERIC "0"
// Retrieval info: PRIVATE: Clock_B NUMERIC "0"
// Retrieval info: PRIVATE: IMPLEMENT_IN_LES NUMERIC "0"
// Retrieval info: PRIVATE: INDATA_REG_B NUMERIC "0"
// Retrieval info: PRIVATE: INDATA_REG_B NUMERIC "0"
136
137
138
139
140
141
         // Retrieval info: PRIVATE: INIT_FILE_LAYOUT STRING "PORT_B"
// Retrieval info: PRIVATE: INIT_TO_SIM_X NUMERIC "0"
142
143
         // Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone V"
// Retrieval info: PRIVATE: JTAG_ENABLED NUMERIC "0"
144
145
         // Retrieval info: PRIVATE: JTAG_ID STRING "NONE"
146
```

```
// Retrieval info: PRIVATE: MAXIMUM_DEPTH NUMERIC "O"
148
               // Retrieval info: PRIVATE: MEMSIZE NUMERIC "128
               // Retrieval info: PRIVATE: MEM_IN_BITS NUMERIC "0"
149
               // Retrieval info: PRIVATE: MIFfilename STRING ""
150
              // Retrieval info: PRIVATE: MIFTIIENAME SIRING ""

// Retrieval info: PRIVATE: OPERATION_MODE NUMERIC "2"

// Retrieval info: PRIVATE: OUTDATA_ACLR_B NUMERIC "0"

// Retrieval info: PRIVATE: OUTDATA_REG_B NUMERIC "1"

// Retrieval info: PRIVATE: RAM_BLOCK_TYPE NUMERIC "2"

// Retrieval info: PRIVATE: READ_DURING_WRITE_MODE_MIXED_PORTS NUMERIC "2"

// Retrieval info: PRIVATE: READ_DURING_WRITE_MODE_PORT_A NUMERIC "3"

// Retrieval info: PRIVATE: READ_DURING_WRITE_MODE_PORT_B NUMERIC "3"

// Retrieval info: PRIVATE: REGDATA NUMERIC "1"

// Retrieval info: PRIVATE: REGDATA NUMERIC "1"
151
152
153
154
155
156
157
158
               // Retrieval info: PRIVATE: REGG NUMERIC "1"
// Retrieval info: PRIVATE: REGrdaddress NUMERIC "1"
159
160
               // Retrieval info: PRIVATE: REGrren NUMERIC "1"
161
               // Retrieval info: PRIVATE: REGWraddress NUMERIC "1"
162
163
              // Retrieval info: PRIVATE: REGwren NUMERIC "1"
// Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0"
// Retrieval info: PRIVATE: USE_DIFF_CLKEN NUMERIC "0"
// Retrieval info: PRIVATE: UseDPRAM NUMERIC "1"
// Retrieval info: PRIVATE: Varwidth NUMERIC "0"
// Retrieval info: PRIVATE: WIDTH_READ_A NUMERIC "8"
// Retrieval info: PRIVATE: WIDTH_READ_B NUMERIC "8"
// Retrieval info: PRIVATE: WIDTH_WRITE_A NUMERIC "8"
// Retrieval info: PRIVATE: WIDTH_WRITE_B NUMERIC "8"
// Retrieval info: PRIVATE: WRADDR_ACLR_B NUMERIC "0"
// Retrieval info: PRIVATE: WRADDR_REG_B NUMERIC "0"
// Retrieval info: PRIVATE: WRCTRL_ACLR_B NUMERIC "0"
// Retrieval info: PRIVATE: enable NUMERIC "0"
// Retrieval info: PRIVATE: rden NUMERIC "0"
               // Retrieval info: PRIVATE: REGwren NUMERIC "1"
164
165
166
167
168
169
170
171
172
173
174
175
176
               // Retrieval info: PRIVATE: rden NUMERIC "O"
177
               // Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all
              // Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.a
// Retrieval info: CONSTANT: ADDRESS_ACLR_B STRING "NONE"
// Retrieval info: CONSTANT: ADDRESS_REG_B STRING "CLOCKO"
// Retrieval info: CONSTANT: CLOCK_ENABLE_INPUT_A STRING "BYPASS"
// Retrieval info: CONSTANT: CLOCK_ENABLE_INPUT_B STRING "BYPASS"
// Retrieval info: CONSTANT: CLOCK_ENABLE_OUTPUT_B STRING "BYPASS"
// Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone V"
// Retrieval info: CONSTANT: LPM_TYPE STRING "altsyncram"
// Retrieval info: CONSTANT: NUMWORDS_A NUMERIC "16"
// Retrieval info: CONSTANT: NUMWORDS_B NUMERIC "16"
// Retrieval info: CONSTANT: OPERATION MODE STRING "DUAL PORT"
178
179
180
181
182
183
184
185
186
               // Retrieval info: CONSTANT: OPERATION_MODE STRING "DUAL_PORT"
// Retrieval info: CONSTANT: OUTDATA_ACLR_B STRING "NONE"
187
188
               // Retrieval info: CONSTANT: OUTDATA_REG_B STRING "CLOCKO"
189
190
               // Retrieval info: CONSTANT: POWER_UP_UNINITIALIZED STRING "FALSE"
191
               // Retrieval info: CONSTANT: RAM_BLOCK_TYPE STRING "M10K"
              // Retrieval info: CONSTANT: READ_DURING_WRITE_MODE_MIXED_PORTS STRING "DONT_CARE"
// Retrieval info: CONSTANT: WIDTHAD_A NUMERIC "4"
// Retrieval info: CONSTANT: WIDTHAD_B NUMERIC "4"
192
193
              // Retrieval info: CONSTANT: WIDTHAD_A NUMERIC "4"
// Retrieval info: CONSTANT: WIDTHAD_B NUMERIC "4"
// Retrieval info: CONSTANT: WIDTH_A NUMERIC "8"
// Retrieval info: CONSTANT: WIDTH_B NUMERIC "8"
// Retrieval info: CONSTANT: WIDTH_BYTEENA_A NUMERIC "1"
// Retrieval info: USED_PORT: clock 0 0 0 0 INPUT VCC "clock"
// Retrieval info: USED_PORT: data 0 0 8 0 INPUT NODEFVAL "data[7..0]"
// Retrieval info: USED_PORT: q 0 0 8 0 OUTPUT NODEFVAL "q[7..0]"
// Retrieval info: USED_PORT: rdaddress 0 0 4 0 INPUT NODEFVAL "rdaddress[3..0]"
// Retrieval info: USED_PORT: wraddress 0 0 4 0 INPUT NODEFVAL "wraddress[3..0]"
// Retrieval info: USED_PORT: wren 0 0 0 0 INPUT GND "wren"
// Retrieval info: CONNECT: @address a 0 0 4 0 wraddress 0 0 4 0
194
195
196
197
198
199
200
201
202
203
204
               // Retrieval info: CONNECT: @address_a 0 0 4 0 wraddress 0 0 4 0
               // Retrieval info: CONNECT: @address_b 0 0 4 0 rdaddress 0 0 4 0
205
               // Retrieval info: CONNECT: @clock0 \overline{0} 0 0 0 clock 0 0 0
206
207
               // Retrieval info: CONNECT: @data_a 0 0 8 0 data 0 0 8 0
               ^{\prime}// Retrieval info: CONNECT: @wren_a 0 0 0 _{
m 0} 0 wren 0 0 0 0
208
              // Retrieval info: CONNECT: q 0 0 8 0 @q_b 0 0 8 0
// Retrieval info: GEN_FILE: TYPE_NORMAL RAM8x16.v TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL RAM8x16.inc FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL RAM8x16.cmp FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL RAM8x16.bsf FALSE
209
210
211
212
213
               // Retrieval info: GEN_FILE: TYPE_NORMAL RAM8x16_inst.v FALSE
214
               // Retrieval info: GEN_FILE: TYPE_NORMAL RAM8x16_bb.v TRUE
215
216
               // Retrieval info: LIB_FILE: altera_mf
217
```