```
// Eugene Ngo
     // 1/20/2023
 3
     // EE 371
 4
     // Lab 2 Task 3
 6
     // FIFO_Control module controls the FIFO. It sends out empty and full signals based on the
     state of the FIFO.
 7
     // It sends out an enable signal to the RAM when a data is to be written into the FIFO. It
     remembers the location
 8
      // of the least recent data and the location where the new data is supposed to be stored,
     and it passes those
 9
     // information to the RAM when they are needed.
10
11
     module FIFO_Control #(
12
                              parameter depth = 4
13
14
                                 input logic clk, reset,
                                input logic read, write,
15
16
17
                               output logic wr_en,
                               output logic empty, full,
18
                               output logic [depth-1:0] readAddr, writeAddr
19
20
21
         // number of elements in the FIFO structure
22
         integer n;
23
         // address of the least recent element
24
         integer f;
25
26
         // Implementing the main logic of the FIFO controller
27
         always_ff @(posedge clk) begin
28
            // reset
if (reset) begin
29
30
                 readAddr <= '0;</pre>
               writeAddr <= '0;
31
32
33
34
                    empty <= 1'b1;
full <= 1'b0;
                     wr_en <= 1'b0;
35
                     n <= 0;
36
                     f <= 0;
37
            end
38
            else if (read | write) begin
39
                // simultaneous operation
40
               if (read & write) begin
41
                   readAddr <= f;
                   wr_en <= 1'b1
42
43
                   f <= (f+1)%(2**depth);
44
                   writeAddr <= (f+n)\%(2**depth);
45
               end
46
47
               else begin
                   // read if (rea
48
                      (read & ~empty) begin
if (n == 1) begin
49
50
51
52
53
54
                          full <= 1'b0;
                          empty <= 1'b1;
                      end
                      wr_en <= 1'b0;
                      full <= 1'b0;
55
                      readAddr <= f;
56
57
                      n <= n - 1;
                      f <= (f+1)\%(2**depth);
58
                   end
59
                   // write
60
                   else if (write & ~full) begin
                      if (n == (2**depth - 1)) begin
full <= 1'b1;</pre>
61
62
63
                          empty \leq 1'b0;
64
                      end
                      wr_en <= 1'b1;
65
                      empty <= 1'b0;
66
                      writeAddr <= (f+n)%(2**depth);</pre>
67
68
                      n <= n + 1;
69
                   end
70
                   else
```

```
wr_en <= 1'b0;
 72
                    end
 73
                end
 74
                else
 75
                    wr_en <= 1'b0;
            end
 77
        endmodule
 78
 79
        // FIFO_Control_testbench tests all expected, unexpected, and edgecase behaviors
 80
        module FIFO_Control_testbench();
 81
 82
            parameter depth = 4;
 83
 84
            logic clk, reset;
 85
            logic read, write;
 86
            logic wr_en;
            logic [depth-1:0] readAddr, writeAddr;
 87
 88
            logic empty, full;
 89
 90
            // Instantiation of dut
 91
            FIFO_Control #(depth) dut (.*);
 92
 93
            // Generate a 50MHz clock
 94
            parameter CLK_Period = 100;
            initial begin
  clk <= 1'b0;</pre>
 95
 96
 97
                forever #(CLK_Period/2) clk <= ~clk;</pre>
 98
 99
100
            initial begin
101
                // reset the FIFO module
                reset <= 1;
102
                                                                                    repeat(2) @(posedge clk);
                                                                                    repeat(2) @(posedge clk);
103
                reset \leftarrow 0;
                   // write 20 times (over the size of the RAM)
write <= 1'b1; read <= 1'b0;
// read 20 times (over the size of the RAM)
write <= 1'b0; read <= 1'b1;</pre>
104
105
                                                                                    repeat(20) @(posedge clk);
106
107
                                                                                    repeat(20) @(posedge clk);
                   // write 5 times then read and write simultaneously for 10 cycles write <= 1'b1; read <= 1'b0; repeat(5) @(posedge clk); write <= 1'b1; read <= 1'b1; read <= 1'b1; repeat(10) @(posedge clk)
108
109
110
                                                                                    repeat(10) @(posedge clk);
111
                $stop;
112
            end
113
        endmodule
```