Eugene Ngo: 1965514


1/13/2023

EE 371 - Lab 1 Report

Procedure

Lab 1 was a one-part lab that refreshed us on creating finite state machines (FSMs) using Quartus. The objective of this lab was to create a parking lot occupancy counter. The GPIO pins on the DE1_SoC were hooked up to switches which represented the inputs from two parking lot sensors. These inputs were also displayed on LEDs. Using the switch inputs, parking lot behaviors could be emulated, such as cars entering and exiting the parking lot. When cars exited or entered the parking lot, the parking lot occupancy counter kept track of the car count. This car count was then displayed on the in-built seven segment display in the DE1_SoC.


State Diagram:




The expected behavior of the parking lot counter was implemented using a finite state machine. Inputs from inner and outer sensors would result in state changes and eventual outputs of a vehicle exiting or entering the parking lot. It was determined that only cars could block both sensors. Thus, the output of the system only adds or removes from the car count when the system transitions from blocked to inner or blocked to outer. The FSM design can be seen above.

The enter and exit output signals from the car detection finite state machine was passed onto a counting unit. The counting unit increments the current count of cars if the enter signal is true and if the current count is below the parking capacity which is 25. The counting unit decrements if the exit signal is true and if the current count is above 0. This design choice was made because car counts outside of this range are not possible and should be ignored. Additionally, it is impossible for both the enter and exit signals to be true at once, thus this case was not considered or implemented. After the counter increments or decrements the count, the count is output. The count value that is generated by the counter is then passed through to the seven segment display unit. The count value is converted from the 5-bit binary encoding to a 7-bit binary encoding for the seven segment display. A count of 0 is converted to "Clear 0". 25 is converted to "Full 25". All other values are converted to numbers they represent.


Block Diagram




Results




Above is the simulation for the car count which shows the count incrementing to 5 which is set to be the testbench's MAX so after incrementing 5 times, full is set to 1 and is displayed. Then the decrement is tested and decrements the output.



Above are two screenshots of the carSensor showing the present state and next state changing appropriately according to the "enter" and "exit" inputs.




Above are two DE1_SoC screenshots. One shows the GPIO switches and LEDs working together: GPIO 5 switch corresponds to the GPIO 26 LED and the GPIO 7 switch corresponds to the GPIO 27 LED. The second screenshot shows the input signals, a and b, functioning as expected alongside the reset input and the clock.



Above is the seg7 simulation showing 3 cases: 'clear' output, 'full' output, and a regular numbered output.

Resource Utilization



Overview

This lab was a good refresher on FSMs, the design process and Verilog as a whole. The lab specifications were clear and the material for teaching how to use Labsland was useful. I did not run into any major hang ups while designing the FSM or implementing the FSM, and that is likely because I read the lab spec carefully at the beginning and the lab spec was well written and detailed which helped me design the finite state machine out on paper, and only began implementing the unit in Verilog after I was confident about the logic. Additionally, referencing material from 271 and refreshing myself helped me build the hex display modules. The provided GPIO sheet was quite helpful as well.

Overall, the system works according to how the specification wanted.

Appendix

See following code

```
/* Name: Eugene Ngo
 2
         Date: 1/13/2023
 3
         Class: EE 371
 4
         Lab 1: Parking Lot Occupancy Counter*/
 5
     // DE1_SoC is the top-level module that defines the I/Os for the DE-1 SoC board. // DE1_SoC takes three switches from the GPIO as inputs, and outputs to 2 LEDs on the breadboard through GPIO and 6 7-bit \,
 6
 8
     // hex displays (HEXO-HEX5). It displays "full" or "clear" messages when the parking lot is
     either full or clear, and it
     // displays the decimal value of the number of cars in the lot accordingly.
10
11
     module DE1_SoC #(parameter MAX=25) (HEX0, HEX1, HEX2, HEX3, HEX4, HEX5, GPIO_0, CLOCK_50);
12
          output_logic_[6:0] HEXO, HEX1, HEX2, HEX3, HEX4, HEX5;
13
          inout logic [33:0] GPIO_0;
14
          input logic CLOCK_50;
15
         // Assigning and clk to CLOCK_50
16
         logic clk;
17
18
         assign c1k = CLOCK_50;
19
20
         logic enter, exit, full, clear;
logic [4:0] counter_out;
21
22
         // Outputting a and b to breadboard assign GPIO_0[26] = GPIO_0[5];
23
24
25
         assign GPIO_0[27] = GPIO_0[7];
26
27
         // carSensor parkCheck takes two switches from the breadboard as the input of the two
     parking sensors,
28
         // and outputs to enter and exit when an entering or exiting vehicle is detected.
29
         carSensor parkCheck (.a(GPIO_0[7]), .b(GPIO_0[5]), .enter, .exit, .clk, .reset(GPIO_0[9
     ]));
30
31
         // carCount counter takes enter and exit from sensors, and outputs the car count to
     counter_out.
32
         // it als outputs full and clear status to full and clear.
33
         carCount #(MAX) counter (.inc(enter), .dec(exit), .out(counter_out), .full, .clear, .clk,
       .reset(GPIO_0[9]));
34
35
         // seg7 display takes counter_out, full, and clear from ct, and outputs decimal values
     or status messages to hex displays.
         seg7 display (.in(counter_out), .full, .clear, .hexout0(HEX0), .hexout1(HEX1), .hexout2(
36
     HEX2), .hexout3(HEX3), .hexout4(HEX4), .hexout5(HEX5));
37
38
     endmodule // DE1_SoC
39
     // DE1_SoC_testbench tests all expected, unexpected, and edgecase behaviors
40
41
     module DE1_SoC_testbench();
         logic [6:0] HEXO, HEX1, HEX2, HEX3, HEX4, HEX5; wire [33:0] GPIO_0;
42
43
44
         logic CLOCK_50;
45
46
         DE1_SOC #(5) dut (.HEX0, .HEX1, .HEX2, .HEX3, .HEX4, .HEX5, .GPIO_0, .CLOCK_50);
47
48
         // Setting up a simulated clock.
49
         parameter CLOCK_PERIOD = 100;
50
         initial begin
51
52
            CLOCK_50 \ll 0;
            forever #(CLOCK_PERIOD/2) CLOCK_50 <= ~CLOCK_50; // Forever toggle the clock</pre>
53
         end
54
55
56
57
         // Assiging logic to wire
        logic reset, a, b;
assign GPIO_0[9] = reset;
assign GPIO_0[7] = a;
assign GPIO_0[5] = b;
58
59
60
61
         // Testing the module
62
         initial begin
63
            // reset
                                                  repeat(3) @(posedge CLOCK_50);
64
            reset \leftarrow 1;
65
```

```
67
                                                                                           a \leftarrow 0; b \leftarrow 0; repeat(2) @(posedge CLOCK_50);
                                      reset \leftarrow 0;
                                                                                          a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 1; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 1; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50);
// 1st car enters
a <= 1; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 1; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50);
// 2nd car enters
a <= 1; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 1; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);</pre>
   68
   69
    70
   74
75
76
77
78
79
                                                                                          a <= 1; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50); // 3rd car enters
a <= 1; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 1; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50);
d <= 0; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 1; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 1; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50);
// 5th car enters, full</pre>
   80
   81
82
   83
   84
85
86
   87
   88
   89
                            // exits until clear
                                                                                           a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);</pre>
   90
   91
                                                                                           a <= 1; b <= 1; repeat(2) @(posedge CLOCK_50);
   92
   93
                                                                                           a \leftarrow 1; b \leftarrow 0; repeat(2) @(posedge CLOCK_50);
                                                                                           a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50); // 1st car exits

a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);

a <= 1; b <= 1; repeat(2) @(posedge CLOCK_50);

a <= 1; b <= 0; repeat(2) @(posedge CLOCK_50);
   94
   95
   96
   97
                                                                                                                  b <= 0; repeat(2) @(posedge CLOCK_50);
b <= 0; repeat(2) @(posedge CLOCK_50); // 2nd car exits
b <= 1; repeat(2) @(posedge CLOCK_50);
b <= 1; repeat(2) @(posedge CLOCK_50);
b <= 0; repeat(2) @(posedge CLOCK_50);
b <= 0; repeat(2) @(posedge CLOCK_50); // 3rd car exits
b <= 1; repeat(2) @(posedge CLOCK_50);
b <= 1; repeat(2) @(posedge CLOCK_50);
b <= 0; repeat(2) @(posedge CLOCK_50);
b <= 0; repeat(2) @(posedge CLOCK_50);
b <= 0; repeat(2) @(posedge CLOCK_50);</pre>
   98
                                                                                           a <= 0;
   99
                                                                                           a <= 0;
100
                                                                                           a <= 1;
101
                                                                                           a \ll 0;
102
103
                                                                                           a <= 0;
104
                                                                                           a <= 1;
105
                                                                                           a <= 1:
                                                                                           a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50); // 4th car exits a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
106
107
108
                                                                                           a \leftarrow 1; b \leftarrow 1; repeat(2) @(posedge CLOCK_50);
                                                                                           a <= 1; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50); // 5th car exits, clear</pre>
109
110
111
                                     // direction changes while entering
112
                                                                                          a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 1; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 1; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 1; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 1; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 1; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50);</pre>
113
114
115
116
117
118
119
120
                                     // direction changes while exiting
                                                                                           a \leftarrow 0; b \leftarrow 0; repeat(2) @(posedge CLOCK_50);
                                                                                           a \leftarrow 0; b \leftarrow 1; repeat(2) @(posedge CLOCK_50);
                                                                                           a \leftarrow 1; b \leftarrow 1; repeat(2) @(posedge CLOCK_50);
                                                                                           a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 1; b <= 1; repeat(2) @(posedge CLOCK_50);</pre>
                                                                                                                  b <= 0; repeat(2) @(posedge CLOCK_50);
b <= 1; repeat(2) @(posedge CLOCK_50);
b <= 0; repeat(2) @(posedge CLOCK_50);
b <= 0; repeat(2) @(posedge CLOCK_50);
                                                                                           a <= 1;
a <= 1;
a <= 0;
132
133
                                      $stop;
134
                             end
135
                   endmodule // DE1_SoC_testbench
```

```
/* Name: Eugene Ngo
 2
         Date: 1/13/2023
 3
         Class: EE 371
 4
         Lab 1: Parking Lot Occupancy Counter*/
 6
      // carSensor takes inputs from two sensors, a and b, and output "1" to either enter or exit
      for 1 clock cycle
 7
      // whenever an entering or exiting vehicle is detected.
     module carSensor (a, b, enter, exit, clk, reset);
input logic a, b, clk, reset;
output logic enter; // car entering
 8
 9
10
         output logic exit; // car exiting
11
12
13
         enum {none, entering01, exiting01, entering11, exiting11, entering10, exiting10, idle} ps
      , ns;
14
15
         // Logic for next state
16
         always_comb begin
17
             case(ps)
                none: if (~a & ~b) ns = none;
else if (~a & b) ns = entering01;
else if (a & ~b) ns = exiting10;
18
19
20
21
                       else ns = idle;
                entering01: if (~a & ~b) ns = none;
else if (~a & b) ns = entering01;
22
23
24
25
                       else if (a & ~b) ns = idle;
                       else ns = entering11;
26
27
                exiting01: if (\sima & \simb) ns = none;
                       else if (~a & b) ns = exiting01;
28
29
                       else if (a & ~b) ns = idle;
                       else ns = exiting11;
30
                entering11: if (~a & ~b) ns = none;
31
32
33
34
35
                       else if (~a & b) ns = entering01;
                       else if (a \& \sim b) ns = entering10;
                       else ns = entering11;
                exiting11: if (~a & ~b) ns = none;
else if (~a & b) ns = exiting01;
36
                       else if (a & ~b) ns = exiting10;
                       else ns = exiting11;
37
                entering10: if (\sim a \& \sim b) ns = none;
38
                       else if (~a & b) ns = idle;
39
40
                       else if (a & ~b) ns = entering10;
41
                       else ns = entering11;
42
                exiting10: if (~a & ~b) ns = none;
43
                       else if (~a & b) ns = idle;
44
45
                       else if (a & ~b) ns = exiting10;
                       else ns = exiting11;
46
                idle: if (~a & ~b) ns = none;
47
                       else ns = idle;
48
            endcase
49
         end // always_comb
50
51
         //output logic for exiting: outputs 1 to exit when an exiting vehicle is detected.
52
         always_comb begin
53
             case(ps)
54
55
                exiting01: if (\sima & \simb) exit = 1'b1;
                              else exit = 1'b0;
56
                default: exit = 1'b0;
57
             endcase
58
         end // always_comb
59
60
         //DFFs
         always_ff @(posedge clk) begin
61
62
             if (reset)
63
                ps <= none;
64
             else
65
                ps \ll ns;
         end // always_ff
66
67
      endmodule // carSensor
68
69
      // carSensor_testbench tests all expected, unexpected, and edgecase behaviors
70
      module carSensor_testbench();
71
         logic a, b, clk, reset, enter, exit;
```

```
logic CLOCK_50;
  73
  74
                 carSensor dut (.a(b), .b(a), .c1k(CLOCK_50), .reset, .enter, .exit);
  75
76
77
                 // Setting up a clock.
                 parameter CLOCK_PERIOD = 100;
                 initial begin
  78
  79
                       CLOCK_50 \ll 0;
  80
                       forever #(CLOCK_PERIOD/2) CLOCK_50 <= ~CLOCK_50; // toggle the clock forever
  81
                 end // initial
  82
  83
                 initial begin
  84
                      // reset
  85
                      reset \leftarrow 1;
                                                                                     repeat(3) @(posedge CLOCK_50);
  86
  87
                       //enters
  88
                      reset \leftarrow 0;
                                                      a \leftarrow 0; b \leftarrow 0; repeat(2) @(posedge CLOCK_50);
                                                      a <= 1; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 1; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50);
  89
  90
  91
  92
  93
                      //exits
                                                      a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 1; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 1; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50);</pre>
  94
  95
  96
  97
  98
  99
100
                      // direction changes while entering
                                                       a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50);
101
                                                      a <= 1; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 1; b <= 1; repeat(2) @(posedge CLOCK_50);</pre>
102
103
                                                      a <= 1; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 1; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50);</pre>
104
105
106
107
108
109
110
                      // direction changes while exiting
111
                                                      a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);</pre>
112
113
                                                       a \leftarrow 1; b \leftarrow 1; repeat(2) @(posedge CLOCK_50);
114
                                                      a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 1; b <= 1; repeat(2) @(posedge CLOCK_50);
115
116
                                                      a <= 1; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 1; b <= 1; repeat(2) @(posedge CLOCK_50);
117
118
                                                      a <= 1; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50);</pre>
119
120
                      $stop;
                 end // intial
123
124
           endmodule // carSensor_testbench
125
```

```
/* Name: Eugene Ngo
 2
        Date: 1/13/2023
 3
        Class: EE 371
 4
        Lab 1: Parking Lot Occupancy Counter*/
     // carCount takes two inputs (inc, dec). It adds 5\mbox{'b00001} to out when inc is true, and subtracts 5\mbox{'b00001}
 6
 7
     // from out when dec is true. Out has a minimum value of 5'b00000 and a maximum value
     determined by the
     // parameter (25 by default).
 8
     module carCount #(parameter MAX=25) (inc, dec, out, full, clear, clk, reset);
 9
10
11
        input logic inc, dec, clk, reset;
        output logic [4:0] out; output logic full, clear;
12
13
14
        // Sequential logic for counting up and counting down depending on the input.
15
16
        always_ff @(posedge clk) begin
           if (reset) begin
  out <= 5'b00000;
  full <= 1'b0;</pre>
17
18
19
20
               clear <= 1'b0;
21
            end
22
23
           else if (inc & out < MAX) begin //increment when not at max</pre>
               out <= out + 5'b00001;
24
25
               clear <= 1'b0;
26
27
            else if (dec & out > 5'b00000) begin // decrement when not at min
               out <= out - 5'b00001;
28
29
               full <= 1'b0;
            end
30
            else if (out == MAX) begin // hold value at max, output full
31
32
33
               out_<= MAX;
               full <= 1'b1;
34
            else if (out == 5'b00000) begin // hold value at min, output clear
35
               out <= 5'b00000;
36
               clear <= 1'b1;
37
           end
38
           else
39
               out <= out; // hold value otherwise
40
        end // always_ff
41
42
     endmodule
43
44
     // carCount_testbench tests all expected, unexpected, and edgecase behaviors
45
     module carCount_testbench();
        logic inc, dec, full, clear, reset;
logic [4:0] out;
46
47
48
        logic CLOCK_50;
49
50
        carCount #(5) dut (.inc, .dec, .out, .full, .clear, .clk(CLOCK_50), .reset);
51
52
        // Setting up the clock.
53
        parameter CLOCK_PERIOD = 100;
54
55
        initial begin
            CLOCK_50 \ll 0;
56
            forever #(CLOCK_PERIOD/2) CLOCK_50 <= ~CLOCK_50; // toggle the clock forever</pre>
57
        end // initial
58
59
        initial begin
                                              repeat(3) @(posedge CLOCK_50); // reset
60
            reset \leftarrow 1;
                         61
            reset \leftarrow 0; inc \leftarrow 1;
62
63
            $stop;
64
        end
65
     endmodule // counter_testbench
```

```
/* Name: Eugene Ngo
         Date: 1/13/2023
 3
         Class: EE 371
         Lab 1: Parking Lot Occupancy Counter*/
 6
      // seg7 outputs correct decimal value to hex displays based on the output given by the
      counter
 7
      // It also displays "FULL" and "CLEAR" according to the indicator outputs given by the
      counter.
 8
       module seg7 (in, full, clear, hexout0, hexout1, hexout2, hexout3, hexout4, hexout5);
         input logic full, clear;
10
11
          input logic [4:0] in;
12
         output logic [6:0] hexout0, hexout1, hexout2, hexout3, hexout4, hexout5;
13
14
          // Assigning hex display variables on necessary numbers.
         logic [6:0] hex1, hex2, hex3, hex4, hex5, hex6, hex7, hex8, hex9;
15
         assign hex0 = 7'b1000000; // 0
assign hex1 = 7'b1111001; // 1
assign hex2 = 7'b0100100; // 2
assign hex3 = 7'b0110000; // 3
assign hex4 = 7'b0011001; // 4
16
17
18
19
20
         assign hex5 = 7'b0010010; //
assign hex6 = 7'b0000010; //
21
22
23
24
25
         assign hex7 = 7'b1111000; //
         assign hex8 = 7'b00000000; // 8
         assign hex9 = 7'b0010000; // 9
26
27
          // Assigning hex display variables on necessary letters.
28
29
         logic [6:0] hexf, hexu, hexl, hexc, hexe, hexa, hexr, hexoff; assign hexf = 7'b0001110; // F
         assign hexu = 7'b1000001; // U
30
         assign hex1 = 7'b1000111; // L
assign hexc = 7'b1000110; // C
assign hexe = 7'b0000110; // E
31
32
33
         assign hexa = 7'b0001000; // A assign hexr = 7'b0101111; // R
34
35
36
37
         assign hexoff = 7'b1111111; // off
          // Logic for hexout0: 26 different cases for 26 numbers. (0-25)
38
39
         always_comb begin
40
             case(in)
41
                 5'b00000: hexout0 = hex0;
42
43
                 5'b00001: hexout0 = hex1;
                 5'b00010: hexout0 = hex2;
44
45
46
47
48
                 5'b00011: hexout0 = hex3;
                 5'b00100: hexout0 = hex4;
                 5'b00101: hexout0 = hex5;
                 5'b00110: hexout0 = hex6;
                 5'b00111:
                             hexout0 = hex7;
49
                 5'b01000:
                             hexout0 = hex8;
50
51
52
53
54
55
56
57
58
                 5'b01001: hexout0 = hex9;
                 5'b01010: hexout0 = hex0;
                 5'b01011: hexout0 = hex1
                 5'b01100: hexout0 = hex2;
                 5'b01101: hexout0 = hex3;
                 5'b01110: hexout0 = hex4;
                 5'b01111: hexout0 = hex5;
                 5'b10000: hexout0 = hex6;
                 5'b10001: hexout0 = hex7;
59
                  <u>'b10010</u>: hexout0 = hex8;
60
                  'b10011: hexout0 = hex9;
61
                   'b10100: hexout0 = hex0;
                  'b10101:
62
                             hexout0 = hex1;
                 5'b10110:
63
                             hexout0 = hex2;
                 5'b10111:
64
                             hexout0 = hex3;
65
                 5'b11000: hexout0 = hex4;
                 5'b11001: hexout0 = hex5;
66
67
                 default: hexout0 = 7'bx;
68
             endcase
         end // always_comb
70
         // Logic for hexout1: 26 different cases for 26 numbers. (0-25)
71
```

Project: DE1_SoC

```
always_comb begin
 73
              case(in)
 74
                   b00000: hexout1 = hexr;
 75
76
77
78
                  'b00001: hexout1 = hexoff
                  'b00010:
                            hexout1 = hexoff
                  'b00011:
                            hexout1 = hexoff
                 5'b00100:
                            hexout1 = hexoff:
 79
                 5'b00101:
                            hexout1 = hexoff
 80
                 5'b00110:
                            hexout1 = hexoff
                 5'b00111:
 81
                            hexout1 = hexoff
 82
                 5'b01000: hexout1 = hexoff:
 83
                 5'b01001: hexout1 = hexoff;
 84
                 5'b01010: hexout1 = hex1:
 85
                 5'b01011: hexout1 = hex1;
 86
                 5'b01100: hexout1 = hex1;
 87
                 5'b01101: hexout1 = hex1;
 88
                 5'b01110: hexout1 = hex1;
                 5'b01111: hexout1 = hex1;
 89
                 5'b10000: hexout1 = hex1;
 90
                 5'b10001: hexout1 = hex1;
 91
 92
                 5'b10010:
                            hexout1 = hex1;
                 5'b10011:
 93
                            hexout1 = hex1;
                 5'b10100:
 94
                            hexout1 = hex2;
 95
                 5'b10101:
                            hexout1 = hex2
                 5'b10110: hexout1 = hex2;
 96
 97
                 5'b10111: hexout1 = hex2;
 98
                 5'b11000: hexout1 = hex2;
 99
                 5'b11001: hexout1 = hex2;
100
                 default: hexout1 = 7'bx;
101
             endcase
102
          end // always_comb
103
          // Logic for hexout5 - hexout2: display letters when full or clear, turn off otherwise.
104
          always_comb begin if (full) begin
105
106
                 hexout5 = hexf;
107
108
                 hexout4 = hexu;
                 hexout3 = hex1;
109
110
                 hexout2 = hex1;
111
             end
112
             else if (clear) begin
113
                 hexout5 = hexc;
114
                 hexout4 = hex1;
115
                 hexout3 = hexe;
116
                 hexout2 = hexa;
117
             end
118
             else begin
119
                 hexout5 = hexoff;
120
                 hexout4 = hexoff;
121
                 hexout3 = hexoff
122
                 hexout2 = hexoff;
123
             end
124
          end // always_comb
125
126
        endmodule // seg7
127
128
        // seg7_testbench tests all expected, unexpected, and edgecase behaviors
129
        module seg7_testbench();
          logic full, clear;
130
131
          logic [4:0] in;
132
          logic [6:0] hexout0, hexout1, hexout2, hexout3, hexout4, hexout5;
133
134
          seg7 dut (.in, .full, .clear, .hexout0, .hexout1, .hexout2, .hexout3, .hexout4, .hexout5);
135
136
          initial begin
             in = '0; clear = 1; full = 0; #10; // testing clear output
in = 5'b11001; clear = 0; full = 1; #10; // testing full output
in = 5'b10011; clear = 0; full = 0; #10; // testing regular output
137
138
139
140
              $stop;
          end // initial
141
142
       endmodule // seg7_testbench
```