```
/* Name: Eugene Ngo
         Date: 1/13/2023
 3
         Class: EE 371
         Lab 1: Parking Lot Occupancy Counter*/
 6
      // seg7 outputs correct decimal value to hex displays based on the output given by the
      counter
 7
      // It also displays "FULL" and "CLEAR" according to the indicator outputs given by the
      counter.
 8
       module seg7 (in, full, clear, hexout0, hexout1, hexout2, hexout3, hexout4, hexout5);
         input logic full, clear;
10
11
          input logic [4:0] in;
12
         output logic [6:0] hexout0, hexout1, hexout2, hexout3, hexout4, hexout5;
13
14
          // Assigning hex display variables on necessary numbers.
         logic [6:0] hex1, hex2, hex3, hex4, hex5, hex6, hex7, hex8, hex9;
15
         assign hex0 = 7'b1000000; // 0
assign hex1 = 7'b1111001; // 1
assign hex2 = 7'b0100100; // 2
assign hex3 = 7'b0110000; // 3
assign hex4 = 7'b0011001; // 4
16
17
18
19
20
         assign hex5 = 7'b0010010; //
assign hex6 = 7'b0000010; //
21
22
23
24
25
         assign hex7 = 7'b1111000; //
         assign hex8 = 7'b00000000; // 8
         assign hex9 = 7'b0010000; // 9
26
27
          // Assigning hex display variables on necessary letters.
28
29
         logic [6:0] hexf, hexu, hexl, hexc, hexe, hexa, hexr, hexoff; assign hexf = 7'b0001110; // F
         assign hexu = 7'b1000001; // U
30
         assign hex1 = 7'b1000111; // L
assign hexc = 7'b1000110; // C
assign hexe = 7'b0000110; // E
31
32
33
         assign hexa = 7'b0001000; // A assign hexr = 7'b0101111; // R
34
35
36
37
         assign hexoff = 7'b1111111; // off
          // Logic for hexout0: 26 different cases for 26 numbers. (0-25)
38
39
         always_comb begin
40
             case(in)
41
                 5'b00000: hexout0 = hex0;
42
43
                 5'b00001: hexout0 = hex1;
                 5'b00010: hexout0 = hex2;
44
45
46
47
48
                 5'b00011: hexout0 = hex3;
                 5'b00100: hexout0 = hex4;
                 5'b00101: hexout0 = hex5;
                 5'b00110: hexout0 = hex6;
                 5'b00111:
                             hexout0 = hex7;
49
                 5'b01000:
                             hexout0 = hex8;
50
51
52
53
54
55
56
57
58
                 5'b01001: hexout0 = hex9;
                 5'b01010: hexout0 = hex0;
                 5'b01011: hexout0 = hex1
                 5'b01100: hexout0 = hex2;
                 5'b01101: hexout0 = hex3;
                 5'b01110: hexout0 = hex4;
                 5'b01111: hexout0 = hex5;
                 5'b10000: hexout0 = hex6;
                 5'b10001: hexout0 = hex7;
59
                  <u>'b10010</u>: hexout0 = hex8;
60
                  'b10011: hexout0 = hex9;
61
                   'b10100: hexout0 = hex0;
                  'b10101:
62
                             hexout0 = hex1;
                 5'b10110:
63
                             hexout0 = hex2;
                 5'b10111:
64
                             hexout0 = hex3;
65
                 5'b11000: hexout0 = hex4;
                 5'b11001: hexout0 = hex5;
66
67
                 default: hexout0 = 7'bx;
68
             endcase
         end // always_comb
70
         // Logic for hexout1: 26 different cases for 26 numbers. (0-25)
71
```

Project: DE1_SoC

```
always_comb begin
 73
              case(in)
 74
                   b00000: hexout1 = hexr;
 75
76
77
                  'b00001: hexout1 = hexoff
                  'b00010:
                            hexout1 = hexoff
                  'b00011:
                            hexout1 = hexoff
 78
                 5'b00100:
                            hexout1 = hexoff:
 79
                 5'b00101:
                            hexout1 = hexoff
 80
                 5'b00110:
                            hexout1 = hexoff
                 5'b00111:
 81
                            hexout1 = hexoff
 82
                 5'b01000: hexout1 = hexoff:
 83
                 5'b01001: hexout1 = hexoff;
 84
                 5'b01010: hexout1 = hex1:
 85
                 5'b01011: hexout1 = hex1;
 86
                 5'b01100: hexout1 = hex1;
 87
                 5'b01101: hexout1 = hex1;
 88
                 5'b01110: hexout1 = hex1;
                 5'b01111: hexout1 = hex1;
 89
                 5'b10000: hexout1 = hex1;
 90
                 5'b10001: hexout1 = hex1;
 91
 92
                 5'b10010:
                            hexout1 = hex1;
                 5'b10011:
 93
                            hexout1 = hex1;
                 5'b10100:
 94
                            hexout1 = hex2;
 95
                 5'b10101:
                            hexout1 = hex2
                 5'b10110: hexout1 = hex2;
 96
 97
                 5'b10111: hexout1 = hex2;
 98
                 5'b11000: hexout1 = hex2;
 99
                 5'b11001: hexout1 = hex2;
100
                 default: hexout1 = 7'bx;
101
             endcase
102
          end // always_comb
103
          // Logic for hexout5 - hexout2: display letters when full or clear, turn off otherwise.
104
          always_comb begin if (full) begin
105
106
                 hexout5 = hexf;
107
108
                 hexout4 = hexu;
                 hexout3 = hex1;
109
110
                 hexout2 = hex1;
111
             end
112
             else if (clear) begin
113
                 hexout5 = hexc;
114
                 hexout4 = hex1;
115
                 hexout3 = hexe;
116
                 hexout2 = hexa;
117
             end
118
             else begin
119
                 hexout5 = hexoff;
120
                 hexout4 = hexoff;
121
                 hexout3 = hexoff
122
                 hexout2 = hexoff;
123
             end
124
          end // always_comb
125
126
        endmodule // seg7
127
128
        // seg7_testbench tests all expected, unexpected, and edgecase behaviors
129
        module seg7_testbench();
          logic full, clear;
130
131
          logic [4:0] in;
132
          logic [6:0] hexout0, hexout1, hexout2, hexout3, hexout4, hexout5;
133
134
          seg7 dut (.in, .full, .clear, .hexout0, .hexout1, .hexout2, .hexout3, .hexout4, .hexout5);
135
136
          initial begin
             in = '0; clear = 1; full = 0; #10; // testing clear output
in = 5'b11001; clear = 0; full = 1; #10; // testing full output
in = 5'b10011; clear = 0; full = 0; #10; // testing regular output
137
138
139
140
              $stop;
          end // initial
141
142
       endmodule // seg7_testbench
```