Date: January 25, 2023

```
// Eugene Ngo
     // 1/20/2023
     // EE 371
 3
 4
      // Lab 2 Task 1
     // DE1_SoC is the top-level module that defines the I/Os for the DE-1 SoC board. // DE1_SoC uses switches SW 3:0 to provide input data for the RAM and switches SW 8:4 to
     specify the address
 8
      // for the RAM module. It uses SW9 as the Write signal and KEYO as the clk input. Using
     hexadecimal values
 9
      // it show the address value on the 7-segment displays HEX5:4, shows the data being input
     to the memory on HEX2,
10
     // and shows the data read out of the memory on HEXO.
11
12
     module DE1_SoC_task1 (HEX0, HEX1, HEX2, HEX3, HEX4, HEX5, KEY, SW, CLOCK_50);
13
                                HEXO, HEX1, HEX2, HEX3, HEX4, HEX5;
          output logic [6:0]
14
          input logic [3:0]
                                 KEY;
15
          input logic [9:0]
                                 SW;
16
17
          input logic CLOCK_50;
         // Assiging default off value to HEX3 and HEX1
assign HEX3 = 7'b1111111;
assign HEX1 = 7'b1111111;
18
19
20
21
22
         // Assigning clk and reset
23
         logic clk, reset;
24
         assign clk = \sim KEY[0];
25
         assign reset = ~KEY[3];
26
27
         // Establishing data_in, data_out, and addr_in as intermediate connections
         logic [3:0] data_in, data_out; logic [4:0] addr_in;
28
29
30
         assign data_in = SW[3:0];
31
         assign addr_in = SW[8:4];
32
33
         // ram32x4 takes addr_in, write, and data_in, and serves as a synchronous read/write
      32x4 RAM module.
34
         // It sets all the stored data to 0 on reset.
35
         RAM ram32x4 (.addr_in, .data_in, .data_out, .write(SW[9]), .clk, .reset);
36
37
         // hd1 takes addr_in, data_in, and data_out, and displays those values in hexadecimal to
     the
38
         // corresponding hex display.
39
         seg7 display (.addr_in, .data_in, .data_out, .HEX5, .HEX4, .HEX2, .HEX0);
40
41
     endmodule
42
      // DE1_SoC_task1_testbench tests all expected, unexpected, and edgecase behaviors
43
44
45
     module DE1_SoC_task1_testbench();
         logic [6:0]
logic [3:0]
                       HEXO, HEX1, HEX2, HEX3, HEX4, HEX5;
46
                        KEY;
47
         logic [9:0]
                        SW;
         logic CLOCK_50;
48
49
50
         DE1_SOC_task1 dut (.HEX0, .HEX1, .HEX2, .HEX3, .HEX4, .HEX5, .KEY, .SW, .CLOCK_50);
51
52
         // Setting up logic to make testbench cleaner
53
         logic [4:0] addr_in;
54
         logic [3:0] data_in;
         logic write, clk, reset;
assign Sw[3:0] = data_in;
55
56
57
         assign SW[8:4] = addr_in;
         assign SW[9] = write;
assign KEY[0] = ~clk;
assign KEY[3] = ~reset;
58
59
60
61
62
         // Setting up a simulated clk.
63
         parameter CLOCK_PERIOD = 100;
         initial begin
64
65
            CLOCK_50 = 0;
66
            forever \#(CLOCK\_PERIOD/2) CLOCK_50 = \sim CLOCK\_50; // Forever toggle the clk
67
68
```

```
// Trying all combinations of inputs (x and y).
70
            initial begin
71
72
73
74
75
76
77
78
80
81
82
83
84
85
                 // resetting the module
                 reset = 1; \frac{1}{4}10;
                // writing some random data into the RAM
reset = 0; addr_in = 5'b00001; data_in = 4'b0001; write = 1'b1; #10;
    clk = 1; #10; clk = 0; #10; // simulated clk pulse
    addr_in = 5'b00010; data_in = 4'b0010; write = 1'b1; #10;
    clk = 1; #10; clk = 0; #10;
    cld = i; #10; clk = 0; #10;
                                  addr_in = 5'b00011; data_in = 4'b0011; write = 1'b1; #10;
                                  clk = 1; #10; clk = 0; #10;
                                  addr_in = 5'b11111; data_in = 4'b1111; write = 1'b1; #10;
                                  clk = 1; #10; clk = 0; #10;
                 86
87
88
89
                                  clk = 1; #10; clk = 0; #10;
                                  addr_{in} = 5'b00010; data_{in} = 4'b1010; write = 1'b0; #10;
                                  clk = 1; #10; clk = 0; #10;
addr_in = 5'b00011; data_in = 4'b1010; write = 1'b0; #10;
clk = 1; #10; clk = 0; #10;
addr_in = 5'b11111; data_in = 4'b1010; write = 1'b0; #10;
90
91
92
                                  clk = 1; #10; clk = 0; #10;
93
                 $stop;
94
            end
95
       endmodule
```