```
// Eugene Ngo
      // 1/20/2023
      // EE 371
 3
 4
      // Lab 2 Task 3
      // FIFO module implements a 16x8 queue-like FIFO structure.
// When a read signal is received, FIFO stores the data on the input bus if the FIFO is not
      full.
 8
      // when a write signal is received, FIFO outputs the least recent stored value onto the
      output bus,
      // and removes that value from the FIFO.
10
      module FIFO #(
11
12
                       parameter depth = 4,
13
                       parameter width = 8
14
                       )(
15
                         input logic clk, reset,
                        input logic read, write,
input logic [width-1:0] inputBus,
output logic empty, full,
output logic [width-1:0] outputBus
16
17
18
19
20
21
22
          // variables for interconnections and communication between the RAM and the controller
23
          logic [3:0] addr_r, addr_w;
24
         logic wr_en;
25
26
27
         // Instantiation of the 16x8 RAm used for the FIFO
28
         ram16x8 RAM (.clock(clk), .data(inputBus), .rdaddress(addr_r), .wraddress(addr_w), .wren(
      wr_en), .q(outputBus));
29
         // Instantiation of the controller for the FIFO
30
         FIFO_Control #(depth) FC (.clk, .reset,
31
32
33
34
35
36
37
                                         .read,
                                         .write,
                                         .wr_en,
                                         .empty,
                                         .full
                                         .readAddr(addr_r)
38
                                         .writeAddr(addr_w)
39
                                        );
40
41
      endmodule
42
43
      // FIFO_testbench tests all expected, unexpected, and edgecase behaviors
44
45
       timescale 1 ps / 1 ps
46
47
      module FIFO_testbench();
48
         parameter depth = 4, width = 8;
49
         logic clk, reset;
logic read, write;
logic [width-1:0] inputBus;
50
51
52
53
54
         logic empty, full;
         logic [width-1:0] outputBus;
55
56
57
          // Instantiation of dut
         FIFO #(depth, width) dut (.*);
58
59
         // Generate a 50MHz clock
60
         parameter CLK_Period = 100;
         initial begin
  clk <= 1'b0;</pre>
61
             forever #(CLK_Period/2) clk <= ~clk;</pre>
63
64
         end
65
66
         initial begin
67
             // reset the FIFO module
68
             reset \leq 1;
                                                                           repeat(2) @(posedge clk);
69
             reset \leftarrow 0;
                                                                           repeat(2) @(posedge clk);
70
                write <= 1'b1; read <= 1'b0;
                                                                                       @(posedge clk);
```

```
// fill up the entire memory w/ 8'h00 through 8'h0f
 72
                                                inputBus <= 8<sup>1</sup>h00;
                                                                                @(posedge clk);
 73
74
75
76
77
                                                inputBus <= 8'h01;</pre>
                                                                                @(posedge clk);
                                                inputBus <= 8'h02;
                                                                                @(posedge clk);
                                                inputBus <= 8'h03:
                                                                                @(posedge clk);
                                                inputBus <= 8'h04:
                                                                                @(posedge clk);
                                                inputBus <= 8'h05;</pre>
                                                                                @(posedge clk);
 78
79
80
                                                inputBus <= 8
                                                                                @(posedge clk);
                                                inputBus <= 8'h07
                                                                                @(posedge clk)
                                                inputBus <= 8'h08;
                                                                                @(posedge clk)
                                                inputBus <= 8'h09;
 81
                                                                                @(posedge clk)
 82
                                                inputBus <= 8'h0a;
                                                                                @(posedge clk);
 83
84
                                                inputBus <= 8'h0b;
                                                                                @(posedge clk);
                                                inputBus <= 8'h0c;
                                                                                @(posedge clk);
 85
                                                inputBus <= 8'h0d;
                                                                                @(posedge clk);
 86
                                                inputBus <= 8'h0e;
                                                                                @(posedge clk);
 87
                                                inputBus <= 8'h0f;
                                                                                @(posedge clk);
 88
             // attempt to put in more data after the memory is full
 89
                                                inputBus <= <mark>8'h10</mark>;
                                                                                @(posedge clk);
                                                inputBus <= 8'h11;
 90
                                                                                @(posedge clk);
 91
                                                inputBus <= 8'h12;
                                                                                @(posedge clk);
 92
                write <= 1'b0;
                                                                                @(posedge clk);
 93
             // clear out the entire memory & attempt to read more data
 94
                                 read <= 1'b1:
                                                                     repeat(20) @(posedge clk);
 95
             // simultaneous read and write operations after writing
                                                 inputBus <= 8'h00;
 96
                                                                                 @(posedge clk);
 97
                                                inputBus <= 8'h00;</pre>
                write <= 1'b1; read <= 1'b0;
                                                                                 @(posedge clk);
 98
                                                 inputBus <= 8'h01;
                                                                                 @(posedge clk);
 99
                                                 inputBus <= 8'h02;
                                                                                 @(posedge clk);
100
                                                 inputBus <= 8'h03;
                                                                                 @(posedge clk);
101
                                                 inputBus <= 8'h04;
                                                                                 @(posedge clk);
                                                                                 @(posedge clk);
102
                                                 inputBus <= 8'h05;
                                                                                 @(posedge clk);
103
                write <= 1'b1; read <= 1'b1; inputBus <= 8'h06;
                                                 inputBus <= 8'h07
104
                                                                                 @(posedge clk);
                                                 inputBus <= <mark>8'h08</mark>:
105
                                                                                 @(posedge clk);
                                                 inputBus <= 8'h09;
106
                                                                                 @(posedge clk);
                                                 inputBus <= 8'h0a;
107
                                                                                 @(posedge clk);
                                                 inputBus <= 8'h0b;
108
                                                                                 @(posedge clk);
                                                 inputBus <= 8'h0c;
109
                                                                                 @(posedge clk);
                                                 inputBus <= 8'h0d;
110
                                                                                 @(posedge clk);
                                                 inputBus <= 8'h0e:
111
                                                                                 @(posedge clk);
112
                                                 inputBus <= 8'h0f;
                                                                                 @(posedge clk);
113
             $stop;
114
          end
115
      endmodule
```