

```

1  /* Name: Eugene Ngo
2  Date: 1/13/2023
3  Class: EE 371
4  Lab 6
5  Taken from Lab 1 and adapted for lab 6 task 1 */
6
7  // carCount takes two inputs (inc, dec). It adds 5'b00001 to out when inc is true, and
8  subtracts 5'b00001
9  // from out when dec is true. Out has a minimum value of 5'b00000 and a maximum value
10 // determined by the
11 // parameter (25 by default).
12 module carCount #(parameter MAX=25) (inc, dec, out, full, clear, clk, reset);
13
14     input logic inc, dec, clk, reset;
15     output logic [4:0] out;
16     output logic full, clear;
17
18     // Sequential logic for counting up and counting down depending on the input.
19     always_ff @(posedge clk) begin
20         if (reset) begin
21             out <= 5'b00000;
22             full <= 1'b0;
23             clear <= 1'b0;
24         end
25         else if (inc & out < MAX) begin //increment when not at max
26             out <= out + 5'b00001;
27             clear <= 1'b0;
28         end
29         else if (dec & out > 5'b00000) begin // decrement when not at min
30             out <= out - 5'b00001;
31             full <= 1'b0;
32         end
33         else if (out == MAX) begin // hold value at max, output full
34             out <= MAX;
35             full <= 1'b1;
36         end
37         else if (out == 5'b00000) begin // hold value at min, output clear
38             out <= 5'b00000;
39             clear <= 1'b1;
40         end
41         else
42             out <= out; // hold value otherwise
43     end // always_ff
44 endmodule
45
46 // carCount_testbench tests all expected, unexpected, and edgecase behaviors
47 module carCount_testbench();
48     logic inc, dec, full, clear, reset;
49     logic [4:0] out;
50     logic CLOCK_50;
51
52     carCount #(5) dut (.inc, .dec, .out, .full, .clear, .clk(CLOCK_50), .reset);
53
54     // Setting up the clock.
55     parameter CLOCK_PERIOD = 100;
56     initial begin
57         CLOCK_50 <= 0;
58         forever #(CLOCK_PERIOD/2) CLOCK_50 <= ~CLOCK_50; // toggle the clock forever
59     end // initial
60
61     initial begin
62         reset <= 1;
63         repeat(3) @(posedge CLOCK_50); // reset
64         reset <= 0; inc <= 1;
65         repeat(7) @(posedge CLOCK_50); // inc past max limit
66         inc <= 0; dec <= 1;
67         repeat(7) @(posedge CLOCK_50); // dec past min limit
68         $stop;
69     end
70 endmodule // counter_testbench

```