


Procedure

Lab 1 was a one-part lab that refreshed us on creating finite state machines (FSMs) using Quartus. The objective of this lab was to create a parking lot occupancy counter. The GPIO pins on the DE1_SoC were hooked up to switches which represented the inputs from two parking lot sensors. These inputs were also displayed on LEDs. Using the switch inputs, parking lot behaviors could be emulated, such as cars entering and exiting the parking lot. When cars exited or entered the parking lot, the parking lot occupancy counter kept track of the car count. This car count was then displayed on the in-built seven segment display in the DE1_SoC.


State Diagram:




The expected behavior of the parking lot counter was implemented using a finite state machine. Inputs from inner and outer sensors would result in state changes and eventual outputs of a vehicle exiting or entering the parking lot. It was determined that only cars could block both sensors. Thus, the output of the system only adds or removes from the car count when the system transitions from blocked to inner or blocked to outer. The FSM design can be seen above.

The enter and exit output signals from the car detection finite state machine was passed onto a counting unit. The counting unit increments the current count of cars if the enter signal is true and if the current count is below the parking capacity which is 25. The counting unit decrements if the exit signal is true and if the current count is above 0. This design choice was made because car counts outside of this range are not possible and should be ignored. Additionally, it is impossible for both the enter and exit signals to be true at once, thus this case was not considered or implemented. After the counter increments or decrements the count, the count is output. The count value that is generated by the counter is then passed through to the seven segment display unit. The count value is converted from the 5-bit binary encoding to a 7-bit binary encoding for the seven segment display. A count of 0 is converted to "Clear 0". 25 is converted to "Full 25". All other values are converted to numbers they represent.



Block Diagram




Results




Above is the simulation for the car count which shows the count incrementing to 5 which is set to be the testbench's MAX so after incrementing 5 times, full is set to 1 and is displayed. Then the decrement is tested and decrements the output.



Above are two screenshots of the carSensor showing the present state and next state changing appropriately according to the “enter” and “exit” inputs.



Above are two DE1_SoC screenshots. One shows the GPIO switches and LEDs working together: GPIO 5 switch corresponds to the GPIO 26 LED and the GPIO 7 switch corresponds to the GPIO 27 LED. The second screenshot shows the input signals, a and b, functioning as expected alongside the reset input and the clock.



Above is the seg7 simulation showing 3 cases: ‘clear’ output, ‘full’ output, and a regular numbered output.

Resource Utilization

Analysis & Synthesis Resource Utilization by Entity										
	Compilation Hierarchy Node	Combinational ALUTs	Dedicated Logic Registers	Block Memory Bits	DSP Blocks	Pins	Virtual Pins	Full Hierarchy Name	Entity Name	Library Name
1	▼ [DE1_SoC]	29 (0)	10 (0)	0	0	77	0	[DE1_SoC]	DE1_SoC	work
1	[carCountcounter]	12 (12)	7 (7)	0	0	0	0	[DE1_SoC]carCountcounter	carCount	work
2	[carSensorparkCheck]	3 (3)	3 (3)	0	0	0	0	[DE1_SoC]carSensorparkCheck	carSensor	work
3	[seg7display]	14 (14)	0 (0)	0	0	0	0	[DE1_SoC]seg7display	seg7	work

Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.

Overview

This lab was a good refresher on FSMs, the design process and Verilog as a whole. The lab specifications were clear and the material for teaching how to use Labsland was useful. I did not run into any major hang ups while designing the FSM or implementing the FSM, and that is likely because I read the lab spec carefully at the beginning and the lab spec was well written and detailed which helped me design the finite state machine out on paper, and only began implementing the unit in Verilog after I was confident about the logic. Additionally, referencing material from 271 and refreshing myself helped me build the hex display modules. The provided GPIO sheet was quite helpful as well.

Overall, the system works according to how the specification wanted.

Appendix

See following code

```

1  /* Name: Eugene Ngo
2  Date: 1/13/2023
3  Class: EE 371
4  Lab 1: Parking Lot Occupancy Counter*/
5
6  // DE1_SoC is the top-level module that defines the I/Os for the DE-1 SoC board.
7  // DE1_SoC takes three switches from the GPIO as inputs, and outputs to 2 LEDs on the
8  // breadboard through GPIO and 6 7-bit
9  // hex displays (HEX0-HEX5). It displays "full" or "clear" messages when the parking lot is
10 // either full or clear, and it
11 // displays the decimal value of the number of cars in the lot accordingly.
12
13 module DE1_SoC #(parameter MAX=25) (HEX0, HEX1, HEX2, HEX3, HEX4, HEX5, GPIO_0, CLOCK_50);
14     output logic [6:0] HEX0, HEX1, HEX2, HEX3, HEX4, HEX5;
15     inout logic [33:0] GPIO_0;
16     input logic CLOCK_50;
17
18     // Assigning and clk to CLOCK_50
19     logic clk;
20     assign clk = CLOCK_50;
21
22     logic enter, exit, full, clear;
23     logic [4:0] counter_out;
24
25     // Outputting a and b to breadboard
26     assign GPIO_0[26] = GPIO_0[5];
27     assign GPIO_0[27] = GPIO_0[7];
28
29     // carSensor parkCheck takes two switches from the breadboard as the input of the two
30     // parking sensors,
31     // and outputs to enter and exit when an entering or exiting vehicle is detected.
32     carSensor parkCheck (.a(GPIO_0[7]), .b(GPIO_0[5]), .enter, .exit, .clk, .reset(GPIO_0[9
33 ]));
34
35     // carCount counter takes enter and exit from sensors, and outputs the car count to
36     // counter_out.
37     // it also outputs full and clear status to full and clear.
38     carCount #(MAX) counter (.inc(enter), .dec(exit), .out(counter_out), .full, .clear, .clk,
39     .reset(GPIO_0[9]));
40
41     // seg7 display takes counter_out, full, and clear from ct, and outputs decimal values
42     // or status messages to hex displays.
43     seg7 display (.in(counter_out), .full, .clear, .hexout0(HEX0), .hexout1(HEX1), .hexout2(
44     HEX2), .hexout3(HEX3), .hexout4(HEX4), .hexout5(HEX5));
45
46 endmodule // DE1_SoC
47
48 // DE1_SoC_testbench tests all expected, unexpected, and edgecase behaviors
49 module DE1_SoC_testbench();
50     logic [6:0] HEX0, HEX1, HEX2, HEX3, HEX4, HEX5;
51     wire [33:0] GPIO_0;
52     logic CLOCK_50;
53
54     DE1_SoC #(5) dut (.HEX0, .HEX1, .HEX2, .HEX3, .HEX4, .HEX5, .GPIO_0, .CLOCK_50);
55
56     // Setting up a simulated clock.
57     parameter CLOCK_PERIOD = 100;
58     initial begin
59         CLOCK_50 <= 0;
60         forever #(CLOCK_PERIOD/2) CLOCK_50 <= ~CLOCK_50; // Forever toggle the clock
61     end
62
63     // Assigning logic to wire
64     logic reset, a, b;
65     assign GPIO_0[9] = reset;
66     assign GPIO_0[7] = a;
67     assign GPIO_0[5] = b;
68
69     // Testing the module
70     initial begin
71         // reset
72         reset <= 1;
73         repeat(3) @(posedge CLOCK_50);
74     end
75

```

```

66 //enters until full
67 reset <= 0;
68 a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50);
69 a <= 1; b <= 0; repeat(2) @(posedge CLOCK_50);
70 a <= 1; b <= 1; repeat(2) @(posedge CLOCK_50);
71 a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50); // 1st car enters
72 a <= 1; b <= 0; repeat(2) @(posedge CLOCK_50);
73 a <= 1; b <= 1; repeat(2) @(posedge CLOCK_50);
74 a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
75 a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50); // 2nd car enters
76 a <= 1; b <= 0; repeat(2) @(posedge CLOCK_50);
77 a <= 1; b <= 1; repeat(2) @(posedge CLOCK_50);
78 a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
79 a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50); // 3rd car enters
80 a <= 1; b <= 0; repeat(2) @(posedge CLOCK_50);
81 a <= 1; b <= 1; repeat(2) @(posedge CLOCK_50);
82 a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
83 a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50); // 4th car enters
84 a <= 1; b <= 0; repeat(2) @(posedge CLOCK_50);
85 a <= 1; b <= 1; repeat(2) @(posedge CLOCK_50);
86 a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
87 a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50); // 5th car enters, full
88
89 // exits until clear
90 a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50);
91 a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
92 a <= 1; b <= 1; repeat(2) @(posedge CLOCK_50);
93 a <= 1; b <= 0; repeat(2) @(posedge CLOCK_50);
94 a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50); // 1st car exits
95 a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
96 a <= 1; b <= 1; repeat(2) @(posedge CLOCK_50);
97 a <= 1; b <= 0; repeat(2) @(posedge CLOCK_50);
98 a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50); // 2nd car exits
99 a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
100 a <= 1; b <= 1; repeat(2) @(posedge CLOCK_50);
101 a <= 1; b <= 0; repeat(2) @(posedge CLOCK_50);
102 a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50); // 3rd car exits
103 a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
104 a <= 1; b <= 1; repeat(2) @(posedge CLOCK_50);
105 a <= 1; b <= 0; repeat(2) @(posedge CLOCK_50);
106 a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50); // 4th car exits
107 a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
108 a <= 1; b <= 1; repeat(2) @(posedge CLOCK_50);
109 a <= 1; b <= 0; repeat(2) @(posedge CLOCK_50);
110 a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50); // 5th car exits, clear
111
112 // direction changes while entering
113 a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50);
114 a <= 1; b <= 0; repeat(2) @(posedge CLOCK_50);
115 a <= 1; b <= 1; repeat(2) @(posedge CLOCK_50);
116 a <= 1; b <= 0; repeat(2) @(posedge CLOCK_50);
117 a <= 1; b <= 1; repeat(2) @(posedge CLOCK_50);
118 a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
119 a <= 1; b <= 1; repeat(2) @(posedge CLOCK_50);
120 a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
121 a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50);
122 // direction changes while exiting
123 a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50);
124 a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
125 a <= 1; b <= 1; repeat(2) @(posedge CLOCK_50);
126 a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
127 a <= 1; b <= 1; repeat(2) @(posedge CLOCK_50);
128 a <= 1; b <= 0; repeat(2) @(posedge CLOCK_50);
129 a <= 1; b <= 1; repeat(2) @(posedge CLOCK_50);
130 a <= 1; b <= 0; repeat(2) @(posedge CLOCK_50);
131 a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50);
132
133 $stop;
134 end
135 endmodule // DE1_SoC_testbench

```

```

1  /* Name: Eugene Ngo
2  Date: 1/13/2023
3  Class: EE 371
4  Lab 1: Parking Lot Occupancy Counter*/
5
6  // carSensor takes inputs from two sensors, a and b, and output "1" to either enter or exit
   for 1 clock cycle
7  // whenever an entering or exiting vehicle is detected.
8  module carSensor (a, b, enter, exit, clk, reset);
9      input logic a, b, clk, reset;
10     output logic enter; // car entering
11     output logic exit; // car exiting
12
13     enum {none, entering01, exiting01, entering11, exiting11, entering10, exiting10, idle} ps
       , ns;
14
15     // Logic for next state
16     always_comb begin
17         case(ps)
18             none: if (~a & ~b) ns = none;
19                   else if (~a & b) ns = entering01;
20                   else if (a & ~b) ns = exiting10;
21                   else ns = idle;
22             entering01: if (~a & ~b) ns = none;
23                        else if (~a & b) ns = entering01;
24                        else if (a & ~b) ns = idle;
25                        else ns = entering11;
26             exiting01: if (~a & ~b) ns = none;
27                       else if (~a & b) ns = exiting01;
28                       else if (a & ~b) ns = idle;
29                       else ns = exiting11;
30             entering11: if (~a & ~b) ns = none;
31                       else if (~a & b) ns = entering01;
32                       else if (a & ~b) ns = entering10;
33                       else ns = entering11;
34             exiting11: if (~a & ~b) ns = none;
35                      else if (~a & b) ns = exiting01;
36                      else if (a & ~b) ns = exiting10;
37                      else ns = exiting11;
38             entering10: if (~a & ~b) ns = none;
39                       else if (~a & b) ns = idle;
40                       else if (a & ~b) ns = entering10;
41                       else ns = entering11;
42             exiting10: if (~a & ~b) ns = none;
43                      else if (~a & b) ns = idle;
44                      else if (a & ~b) ns = exiting10;
45                      else ns = exiting11;
46             idle: if (~a & ~b) ns = none;
47                  else ns = idle;
48         endcase
49     end // always_comb
50
51     //output logic for exiting: outputs 1 to exit when an exiting vehicle is detected.
52     always_comb begin
53         case(ps)
54             exiting01: if (~a & ~b) exit = 1'b1;
55                      else exit = 1'b0;
56             default: exit = 1'b0;
57         endcase
58     end // always_comb
59
60     //DFFs
61     always_ff @(posedge clk) begin
62         if (reset)
63             ps <= none;
64         else
65             ps <= ns;
66     end // always_ff
67 endmodule // carSensor
68
69 // carsensor_testbench tests all expected, unexpected, and edgecase behaviors
70 module carsensor_testbench();
71     logic a, b, clk, reset, enter, exit;

```



```

72     logic CLOCK_50;
73
74     carSensor dut (.a(b), .b(a), .clk(CLOCK_50), .reset, .enter, .exit);
75
76     // Setting up a clock.
77     parameter CLOCK_PERIOD = 100;
78     initial begin
79         CLOCK_50 <= 0;
80         forever #(CLOCK_PERIOD/2) CLOCK_50 <= ~CLOCK_50; // toggle the clock forever
81     end // initial
82
83     initial begin
84         // reset
85         reset <= 1;                                repeat(3) @(posedge CLOCK_50);
86
87         //enters
88         reset <= 0;    a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50);
89                     a <= 1; b <= 0; repeat(2) @(posedge CLOCK_50);
90                     a <= 1; b <= 1; repeat(2) @(posedge CLOCK_50);
91                     a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
92                     a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50);
93
94         //exits
95                     a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50);
96                     a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
97                     a <= 1; b <= 1; repeat(2) @(posedge CLOCK_50);
98                     a <= 1; b <= 0; repeat(2) @(posedge CLOCK_50);
99                     a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50);
100
101         // direction changes while entering
102                     a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50);
103                     a <= 1; b <= 0; repeat(2) @(posedge CLOCK_50);
104                     a <= 1; b <= 1; repeat(2) @(posedge CLOCK_50);
105                     a <= 1; b <= 0; repeat(2) @(posedge CLOCK_50);
106                     a <= 1; b <= 1; repeat(2) @(posedge CLOCK_50);
107                     a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
108                     a <= 1; b <= 1; repeat(2) @(posedge CLOCK_50);
109                     a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
110                     a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50);
111
112         // direction changes while exiting
113                     a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50);
114                     a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
115                     a <= 1; b <= 1; repeat(2) @(posedge CLOCK_50);
116                     a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
117                     a <= 1; b <= 1; repeat(2) @(posedge CLOCK_50);
118                     a <= 1; b <= 0; repeat(2) @(posedge CLOCK_50);
119                     a <= 1; b <= 1; repeat(2) @(posedge CLOCK_50);
120                     a <= 1; b <= 0; repeat(2) @(posedge CLOCK_50);
121                     a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50);
122     $stop;
123     end // initial
124 endmodule // carSensor_testbench
125

```

```

1  /* Name: Eugene Ngo
2  Date: 1/13/2023
3  Class: EE 371
4  Lab 1: Parking Lot Occupancy Counter*/
5
6  // carCount takes two inputs (inc, dec). It adds 5'b00001 to out when inc is true, and
7  subtracts 5'b00001
8  // from out when dec is true. Out has a minimum value of 5'b00000 and a maximum value
9  determined by the
10 // parameter (25 by default).
11 module carCount #(parameter MAX=25) (inc, dec, out, full, clear, clk, reset);
12
13     input logic inc, dec, clk, reset;
14     output logic [4:0] out;
15     output logic full, clear;
16
17     // Sequential logic for counting up and counting down depending on the input.
18     always_ff @(posedge clk) begin
19         if (reset) begin
20             out <= 5'b00000;
21             full <= 1'b0;
22             clear <= 1'b0;
23         end
24         else if (inc & out < MAX) begin //increment when not at max
25             out <= out + 5'b00001;
26             clear <= 1'b0;
27         end
28         else if (dec & out > 5'b00000) begin // decrement when not at min
29             out <= out - 5'b00001;
30             full <= 1'b0;
31         end
32         else if (out == MAX) begin // hold value at max, output full
33             out <= MAX;
34             full <= 1'b1;
35         end
36         else if (out == 5'b00000) begin // hold value at min, output clear
37             out <= 5'b00000;
38             clear <= 1'b1;
39         end
40         else
41             out <= out; // hold value otherwise
42     end // always_ff
43 endmodule
44
45 // carCount_testbench tests all expected, unexpected, and edgecase behaviors
46 module carCount_testbench();
47     logic inc, dec, full, clear, reset;
48     logic [4:0] out;
49     logic CLOCK_50;
50
51     carCount #(5) dut (.inc, .dec, .out, .full, .clear, .clk(CLOCK_50), .reset);
52
53     // Setting up the clock.
54     parameter CLOCK_PERIOD = 100;
55     initial begin
56         CLOCK_50 <= 0;
57         forever #(CLOCK_PERIOD/2) CLOCK_50 <= ~CLOCK_50; // toggle the clock forever
58     end // initial
59
60     initial begin
61         reset <= 1;
62         repeat(3) @(posedge CLOCK_50); // reset
63         reset <= 0; inc <= 1;
64         repeat(7) @(posedge CLOCK_50); // inc past max limit
65         inc <= 0; dec <= 1; repeat(7) @(posedge CLOCK_50); // dec past min limit
66         $stop;
67     end
68 endmodule // counter_testbench

```

```

1  /* Name: Eugene Ngo
2  Date: 1/13/2023
3  Class: EE 371
4  Lab 1: Parking Lot Occupancy Counter*/
5
6  // seg7 outputs correct decimal value to hex displays based on the output given by the
   counter.
7  // It also displays "FULL" and "CLEAR" according to the indicator outputs given by the
   counter.
8  module seg7 (in, full, clear, hexout0, hexout1, hexout2, hexout3, hexout4, hexout5);
9
10     input logic full, clear;
11     input logic [4:0] in;
12     output logic [6:0] hexout0, hexout1, hexout2, hexout3, hexout4, hexout5;
13
14     // Assigning hex display variables on necessary numbers.
15     logic [6:0] hex0, hex1, hex2, hex3, hex4, hex5, hex6, hex7, hex8, hex9;
16     assign hex0 = 7'b1000000; // 0
17     assign hex1 = 7'b1111001; // 1
18     assign hex2 = 7'b0100100; // 2
19     assign hex3 = 7'b0110000; // 3
20     assign hex4 = 7'b0011001; // 4
21     assign hex5 = 7'b0010010; // 5
22     assign hex6 = 7'b0000010; // 6
23     assign hex7 = 7'b1111000; // 7
24     assign hex8 = 7'b0000000; // 8
25     assign hex9 = 7'b0010000; // 9
26
27     // Assigning hex display variables on necessary letters.
28     logic [6:0] hexf, hexu, hexl, hexc, hexe, hexa, hexr, hexoff;
29     assign hexf = 7'b0001110; // F
30     assign hexu = 7'b1000001; // U
31     assign hexl = 7'b1000111; // L
32     assign hexc = 7'b1000110; // C
33     assign hexe = 7'b0000110; // E
34     assign hexa = 7'b0001000; // A
35     assign hexr = 7'b0101111; // R
36     assign hexoff = 7'b1111111; // off
37
38     // Logic for hexout0: 26 different cases for 26 numbers. (0-25)
39     always_comb begin
40         case(in)
41             5'b00000: hexout0 = hex0;
42             5'b00001: hexout0 = hex1;
43             5'b00010: hexout0 = hex2;
44             5'b00011: hexout0 = hex3;
45             5'b00100: hexout0 = hex4;
46             5'b00101: hexout0 = hex5;
47             5'b00110: hexout0 = hex6;
48             5'b00111: hexout0 = hex7;
49             5'b01000: hexout0 = hex8;
50             5'b01001: hexout0 = hex9;
51             5'b01010: hexout0 = hex0;
52             5'b01011: hexout0 = hex1;
53             5'b01100: hexout0 = hex2;
54             5'b01101: hexout0 = hex3;
55             5'b01110: hexout0 = hex4;
56             5'b01111: hexout0 = hex5;
57             5'b10000: hexout0 = hex6;
58             5'b10001: hexout0 = hex7;
59             5'b10010: hexout0 = hex8;
60             5'b10011: hexout0 = hex9;
61             5'b10100: hexout0 = hex0;
62             5'b10101: hexout0 = hex1;
63             5'b10110: hexout0 = hex2;
64             5'b10111: hexout0 = hex3;
65             5'b11000: hexout0 = hex4;
66             5'b11001: hexout0 = hex5;
67             default: hexout0 = 7'bx;
68         endcase
69     end // always_comb
70
71     // Logic for hexout1: 26 different cases for 26 numbers. (0-25)

```

```

72     always_comb begin
73         case(in)
74             5'b00000: hexout1 = hexr;
75             5'b00001: hexout1 = hexoff;
76             5'b00010: hexout1 = hexoff;
77             5'b00011: hexout1 = hexoff;
78             5'b00100: hexout1 = hexoff;
79             5'b00101: hexout1 = hexoff;
80             5'b00110: hexout1 = hexoff;
81             5'b00111: hexout1 = hexoff;
82             5'b01000: hexout1 = hexoff;
83             5'b01001: hexout1 = hexoff;
84             5'b01010: hexout1 = hex1;
85             5'b01011: hexout1 = hex1;
86             5'b01100: hexout1 = hex1;
87             5'b01101: hexout1 = hex1;
88             5'b01110: hexout1 = hex1;
89             5'b01111: hexout1 = hex1;
90             5'b10000: hexout1 = hex1;
91             5'b10001: hexout1 = hex1;
92             5'b10010: hexout1 = hex1;
93             5'b10011: hexout1 = hex1;
94             5'b10100: hexout1 = hex2;
95             5'b10101: hexout1 = hex2;
96             5'b10110: hexout1 = hex2;
97             5'b10111: hexout1 = hex2;
98             5'b11000: hexout1 = hex2;
99             5'b11001: hexout1 = hex2;
100            default: hexout1 = 7'bx;
101        endcase
102    end // always_comb
103
104    // Logic for hexout5 - hexout2: display letters when full or clear, turn off otherwise.
105    always_comb begin
106        if (full) begin
107            hexout5 = hexf;
108            hexout4 = hexu;
109            hexout3 = hexl;
110            hexout2 = hexl;
111        end
112        else if (clear) begin
113            hexout5 = hexc;
114            hexout4 = hexl;
115            hexout3 = hexe;
116            hexout2 = hexa;
117        end
118        else begin
119            hexout5 = hexoff;
120            hexout4 = hexoff;
121            hexout3 = hexoff;
122            hexout2 = hexoff;
123        end
124    end // always_comb
125
126 endmodule // seg7
127
128 // seg7_testbench tests all expected, unexpected, and edgecase behaviors
129 module seg7_testbench();
130     logic full, clear;
131     logic [4:0] in;
132     logic [6:0] hexout0, hexout1, hexout2, hexout3, hexout4, hexout5;
133
134     seg7 dut (.in, .full, .clear, .hexout0, .hexout1, .hexout2, .hexout3, .hexout4, .hexout5);
135
136     initial begin
137         in = '0; clear = 1; full = 0; #10; // testing clear output
138         in = 5'b11001; clear = 0; full = 1; #10; // testing full output
139         in = 5'b10011; clear = 0; full = 0; #10; // testing regular output
140         $stop;
141     end // initial
142 endmodule // seg7_testbench

```