endmodule

```
// Eugene Ngo
       // 1/20/2023
       // EE 371
 3
 4
       // Lab 2 Task 1
 6
       // the seg7 module is a hex display driver that outputs the corresponding hexadecimal value
       to the hex display.
 7
 8
       module seg7 (addr_in, data_in, data_out, HEX5, HEX4, HEX2, HEX0);
 9
           input logic [4:0] addr_in;
input logic [3:0] data_in, data_out;
10
11
12
           output logic [6:0] HEX5, HEX4, HEX2, HEX0;
13
14
           // Initiating a hex ram to drive the hex displays
15
           logic [15:0][6:0] hex_ram;
16
           assign hex_ram[0]
                                     = 7'b1000000; // 0
          assign hex_ram[0] = 7 b1000000; //
assign hex_ram[1] = 7'b1111001; //
assign hex_ram[2] = 7'b0100100; //
assign hex_ram[3] = 7'b0110000; //
assign hex_ram[4] = 7'b0011001; //
assign hex_ram[5] = 7'b0010010; //
assign hex_ram[6] = 7'b0000001; //
assign hex_ram[8] = 7'b0000000; //
assign hex_ram[9] = 7'b0010000; //
17
18
19
20
21
22
23
24
           assign hex_ram[9] = 7'b0010000; //
assign hex_ram[10] = 7'b0001000; //
25
26
27
           assign hex_ram[11] = 7'b0000011; // b
28
           assign hex_ram[12] = 7'b1000110; //
29
           assign hex_ram[13] = 7'b0100001; //
           assign hex_ram[14] = 7'b0000110; // e assign hex_ram[15] = 7'b0001110; // f
30
31
32
33
           // assigning values to output to hex displays
           assign HEX5 = hex_ram[addr_in[4]];
assign HEX4 = hex_ram[addr_in[3:0]];
assign HEX2 = hex_ram[data_in];
34
35
36
37
           assign HEX0 = hex_ram[data_out];
38
       endmodule
39
40
       // seg7_testbench tests all expected, unexpected, and edgecase behaviors
41
       module seg7_testbench();
42
           logic [4:0] addr_in;
43
           logic [3:0] data_in, data_out;
44
45
           logic [6:0] HEX5, HEX4, HEX2, HEX0;
46
           seg7 dut (.addr_in, .data_in, .data_out, .HEX5, .HEX4, .HEX2, .HEX0);
47
48
           // testing random combinations of inputs
49
           initial begin
               addr_in = 5'b00001; data_in = 4'b0001; data_out = 4'b0001; #10; addr_in = 5'b11111; data_in = 4'b1111; data_out = 4'b1111; #10;
50
51
               addr_{in} = 5'b10101; data_in = 4'b0101; data_out = 4'b0101; #10;
52
53
               $stop;
54
           end
```