```
/* Name: Eugene Ngo
           Date: 3/7/2023
 3
           Class: EE 371
 4
5
6
7
           Lab 6: Parking Lot 3D Simulation
       // dataPathUnit outputs different values
       // the hex displays based on many different control signals.
       // These control signals are primarily determined by the controlUnit. // This unit outputs data to the RAM and the HEX displays and
 9
10
       // then reads from the RAM into the Hex displays once the parking lot day is done.
11
12
        timescale 1 ps / 1 ps
13
        module dataPathUnit (startRush, stopRush, endGameHexOut, clk, in, time_in, incr_in, addr_in
       , reset, rushEnded, slowClk, hexout0, hexout1, hexout2, hexout3, hexout4, hexout5);
           // In is the input from the carCount unit. 2 bits, to represent the number of cars // left.
14
15
16
17
           input logic [1:0] in;
           // Time in represents the current hour of the day, the output of the hourCount module. // Incr_in and addr_in are values used for the RAM module. Incr_in represents // the output of the carIncr unit and the addr_in represents the output of the // addrIncr unit. These are then inputted into the RAM module to first // write values in and then read from it once the parking lot is done. input logic [3:0] time_in, incr_in, addr_in;
18
19
20
21
22
23
24
25
26
           // main outputs of the control logic unit. These are used to
27
           // update HEX in specific conditions or set values that are to update the hex.
28
           // StartRush indicates to datapath the start of the rush and it stores that hour.
29
           // stopRush indicates the stop of the rush and it stores that hour.
30
           // endGameHexOut indicates that the parking lot day is done and that
           // the output is now to be rushHour info and RAM info.
31
32
           // clk and reset are standard.
           // rushEnded is the key to ensuring rushHour outputs only occur when // rushHours actually occured.
// slowClk is the other clock used to load in RAM values to hex, slower // to ensure they are visible.
33
34
35
36
           input logic startRush, stopRush, endGameHexOut, clk, reset, rushEnded, slowClk; // HexoutO-5 output to the Hex displays in DE1_SoC output logic [6:0] hexoutO, hexout1, hexout2, hexout3, hexout4, hexout5;
37
38
39
40
41
           // Different hex outputs that are stored to based on the control signals.
42
           // These the hexouts are eventually set if the appropriate control signals are triggered.
43
44
45
           logic[6:0] rushHourBegin, rushHourEnd, endingAddr, endingVal;
46
            // The clock that is selected at the end for units that require slower clocks.
47
48
            logic selectedClock;
49
50
            // Slow clock is divided_clocks[25] to act at 0.75 Hz which is approximately 0.75
       updates per second
51
52
53
54
55
           // similar to the requirement of 1 update per second in the lab manual
            // Assigning hex display variables on necessary numbers.
           logic [6:0] hex0, hex1, hex2, hex3, hex4, hex5, hex6, hex7, hex8, hex9;
logic [7:0] ramOutput;
56
57
58
           assign hex\bar{0} = 7'b1000000; // 0
           assign hex1 = 7'b1111001; //
           assign hex2 = 7'b0100100; //
           assign hex2 = 7 b0100100; // 2
assign hex3 = 7'b0110000; // 3
assign hex4 = 7'b0011001; // 4
assign hex5 = 7'b0010010; // 5
assign hex6 = 7'b0000010; // 6
assign hex7 = 7'b1111000; // 7
assign hex8 = 7'b00000000; // 8
assign hex9 = 7'b00100000; // 9
59
60
61
62
63
64
65
66
67
            // Assigning hex display variables on necessary letters.
           logic [6:0] hexf, hexu, hexl, hexc, hexe, hexa, hexr, hexoff, hexdash;
assign hexf = 7'b0001110; // F
assign hexu = 7'b1000001; // U
68
70
           assign hex1 = 7'b1000111; // L
71
```

```
assign hexoff = 7'b1111111; // off
 73
           assign hexdash = 7'b0111111; // -
 74
 75
           // The selected clock. If it is the end game, use a slower clock. This
           // selected clock is then used for the hex update for hex2 and 1 for the rAM // readings.
 76
 78
           assign selectedClock = endGameHexOut ? slowClk : clk;
 79
 80
 81
           // Logic for hexoutO. If it's the endgame, it's off otherwise
           // displays the number of spots left. If the spots are full
// it displays the last 1 in full.
 82
 83
 84
           always_ff @ (posedge clk) begin
 85
              case(endGameHexOut)
 86
                  1'b0:
 87
                     case(in)
 88
                           'b00: hexout0 = hex1;
 89
                         2'b01: hexout0 = hex1;
 90
                         <mark>2'b10</mark>: hexout0 = hex2;
                         2'b11: hexout0 = hex3;
 91
 92
                         default: hexout0 = 7'bx;
 93
                     endcase
 94
 95
                  1'b1:
 96
                     hexout0 <= hexoff;</pre>
 97
              endcase
 98
           end // always_comb
 99
           // Logic for hexout1. If it's the endgame, it displays the
100
           // RAM value of the spot address being iterated over.
101
102
           // Otherwise, it displays off, unless the spots are full
           // in which case it displays the letter L
103
104
           always_ff @ (posedge selectedClock) begin
              case(endGameHexOut)
   1'b0:
105
106
107
                     case(in)
108
                           'b00: hexout1 <= hexl;
                         2'b01: hexout1 <= hexoff;</pre>
109
                         2'b10: hexout1 <= hexoff</pre>
110
                         2'b11: hexout1 <= hexoff;</pre>
111
                         default: hexout1 <= 7'bx;</pre>
112
113
                     endcase
                  1'b1:
114
115
                     hexout1 <= endingVal;
116
              endcase
117
           end // always_comb
118
           // Logic for hexout2. If it's the endgame, it displays the
119
           // RAM address of the address being iterated over.
120
           // Otherwise, it displays off, unless the spots are
           // full in which case it displays u.
always_ff @ (posedge selectedClock) begin
121
122
123
              case(endGameHexOut)
                  1'b0:
124
125
                     case(in)
126
                         2'b00: hexout2 <= hexu;
                         2'b01: hexout2 <= hexoff;
127
                         2'b10: hexout2 <= hexoff;
128
129
                         2'b11: hexout2 <= hexoff;</pre>
130
                         default: hexout2 <= 7'bx;</pre>
131
                     endcase
132
                  1'b1:
133
                     hexout2 <= endingAddr;</pre>
134
              endcase
135
           // Logic for hexout3. If it's the endgame
// it displays the rushHour beginning number.
// If there is no end to the rush hour, it displays hash.
136
137
138
           // In non endgame. it displays the letter F in full.
always_ff @ (posedge selectedClock) begin
139
140
              case(endGameHexOut)
141
142
                  1'b0:
143
                     case(in)
144
                         2'b00: hexout3 <= hexf;</pre>
```

Project: DE1\_SoC

```
2'b01: hexout3 <= hexoff;</pre>
146
                          2'b10: hexout3 <= hexoff;</pre>
147
                          2'b11: hexout3 <= hexoff;</pre>
148
                          default: hexout3 <= 7'bX;</pre>
149
                      endcase
                   1'b1:
                      case (rushEnded)
                          1'b1:
                              hexout3 <= rushHourBegin;</pre>
154
                          1'b0:
155
                              hexout3 <= hexdash;
156
                      endcase
               endcase
157
158
           end
159
160
           // Logic for hexout4. In endgame, it shows the hour
161
           // that rush hour ended and displasy a dash if it never ended.
162
           // Stays off otherwise.
           always_ff @ (posedge clk) begin
163
               case(endGameHexOut)
164
165
                      case(in)
166
167
                            'b00: hexout4 <= hexoff;
168
                          2'b01: hexout4 <= hexoff</pre>
                          2'b10: hexout4 <= hexoff</pre>
169
                          <mark>2'b11</mark>: hexout4 <= hexoff;
170
171
                          default: hexout4 <= 7'bx;
172
                      endcase
                   1'b1:
173
174
                      case (rushEnded)
175
                          1'b1:
176
                              hexout4 <= rushHourEnd;
                          1'b0:
177
178
                              hexout4 <= hexdash;
179
                      endcase
180
               endcase
181
           end
           // Logic for setting the hour for rushHourbegin, // If startRush is triggered, store the hour it // was triggered in as a hex.
182
183
184
           always_ff@(posedge startRush) begin
185
186
               case(time_in)
187
                   4'b0000: rushHourBegin <= hex0;</pre>
                   4'b0001: rushHourBegin <= hex1;
188
189
                   4'b0010: rushHourBegin <= hex2;
190
                   4'b0011: rushHourBegin <= hex3;
191
                   4'b0100: rushHourBegin <= hex4;
192
                   4'b0101: rushHourBegin <= hex5;
                  4'b0110: rushHourBegin <= hex6;
4'b0111: rushHourBegin <= hex7;
4'b1000: rushHourBegin <= hex8;
4'b1001: rushHourBegin <= hexoff;
193
194
195
196
                   4'b1010: rushHourBegin <= hexoff
197
                   4'b1011: rushHourBegin <= hexoff
198
                   4'b1100: rushHourBegin <= hexoff;
199
200
                   4'b1101: rushHourBegin <= hexoff;
201
                   4'b1110: rushHourBegin <= hexoff;</pre>
202
                   4'b1111: rushHourBegin <= hexoff;</pre>
203
                   default: rushHourBegin <= 7'bX;</pre>
204
               endcase
205
           end
206
207
208
           // Logic for setting the hour for rushHourend,
           // If stopRush is triggered, store the hour it // was triggered in as a hex. always_ff@ (posedge stopRush) begin
209
210
211
212
               case(time_in)
                   4'b0000: rushHourEnd <= hex0;
213
                   4'b0001: rushHourEnd <= hex1;
                   4'b0010: rushHourEnd <= hex2;
                   4'b0011: rushHourEnd <= hex3;
216
217
                   4'b0100: rushHourEnd <= hex4;
```

```
4'b0101: rushHourEnd <= hex5;
219
                  4'b0110: rushHourEnd <= hex6;
220
                  4'b0111: rushHourEnd <= hex7;
                  4'b1000: rushHourEnd <= hex8
                  4'b1001: rushHourEnd <= hex9;
4'b1010: rushHourEnd <= hex1;
4'b1011: rushHourEnd <= hex1;
                  4'b1100: rushHourEnd <= hexl
                  4'b1101: rushHourEnd <= hexl
                  4'b1110: rushHourEnd <= hexl;
228
                  4'b1111: rushHourEnd <= hexl;</pre>
229
                  default: rushHourEnd <= hexl;</pre>
230
              endcase
231
           end
232
233
           // Logic for setting Hexout5. This is
234
           // only set by the time in, if that exceeds
235
           // 7, sets it to off.
           always_ff @ (posedge clk) begin
236
               case(time_in)
237
238
                     b0000: hexout5 <= hex0;
                  4'b0001: hexout5 <= hex1;
239
                  4'b0010: hexout5 <= hex2;
240
241
                  4'b0011: hexout5 <= hex3;
                  4'b0100: hexout5 <= hex4;
242
                  4'b0101: hexout5 <= hex5;
243
                  4'b0110: hexout5 <= hex6;
244
245
                  4'b0111: hexout5 <= hex7;
                  4'b1000: hexout5 <= hexoff;
246
                  4'b1001: hexout5 <= hexoff;
247
                  4'b1010: hexout5 <= hexoff;
248
249
                  4'b1011: hexout5 <= hexoff
                  4'b1100: hexout5 <= hexoff
250
                  4'b1101: hexout5 <= hexoff;
                  4'b1110: hexout5 <= hexoff;
4'b1111: hexout5 <= hexoff;
                  default: hexout5 <= 7'bX;</pre>
              endcase
           end
257
           // Translates the address the RAM is being
           // iterated into a HEX digit between 0 and 7.
260
           always_ff @ (posedge clk) begin
261
262
               case(addr_in)
                  4'b0000: endingAddr <= hex0;
263
264
                  4'b0001: endingAddr <= hex1;
                  4'b0010: endingAddr <= hex2;
4'b0011: endingAddr <= hex3;
4'b0100: endingAddr <= hex4;
4'b0101: endingAddr <= hex5;
4'b0110: endingAddr <= hex5;
265
266
267
268
269
                  4'b0111: endingAddr <= hex7;
270
                  4'b1000: endingAddr <= hexoff
271
                  4'b1001: endingAddr <= hexoff;
272
273
                  4'b1010: endingAddr <= hexoff;</pre>
                  4'b1011: endingAddr <= hexoff;
274
                  4'b1100: endingAddr <= hexoff;
275
276
                  4'b1101: endingAddr <= hexoff;
                  4'b1110: endingAddr <= hexoff;
277
                  default: endingAddr <= 7'bX;</pre>
278
279
              endcase
280
           end
           // Translates the ramOutput value to
// a hex digit to display on hex2.
always_ff @ (posedge clk) begin
284
285
               case(ramOutput)
                  8'b000000000: endingVal <= hex0;
286
                  8'b00000001: endingval <= hex1;
287
288
                  8'b00000010: endingval <= hex2;
                  8'b00000011: endingval <= hex3;
289
                  8'b00000100: endingVal <= hex4;
290
```

Date: March 13, 2023

Project: DE1\_SoC

```
8'b00000101: endingVal <= hex5;
292
                 8'b00000110: endingval <= hex6;
293
                 8'b00000111: endingval <= hex7;
                 8'b00001000: endingval <= hex8
294
295
                 8'b00001001: endingVal <= hexoff
296
                 8'b00001010: endingVal <= hexoff
                 8'b00001011: endingVal <= hexoff:
297
298
                 8'b00001100: endingval <= hexoff;
                 8'b00001101: endingVal <= hexoff;
8'b00001110: endingVal <= hexoff;
default: endingVal <= 7'bX;
299
300
301
302
              endcase
303
          end
304
305
          // Saves to ram when not in endgame, reads from ram in endgame.
306
           RAM8x16 ram(.clock(clk), .data(incr_in), .rdaddress(addr_in),.wraddress(time_in),.wren
       (!endGameHexOut),.q(ramOutput));
307
        endmodule // seg7
308
309
310
        // dataPathUnit_testbench tests all expected, unexpected, and edgecase behaviors
        // iterates through different inputs of time and inputs to // see the impact on the parking lot. module dataPathUnit_testbench();
311
312
313
314
          logic CLOCK_50;
          logic [1:0] in;
logic [3:0] time_in, incr_in, addr_in;
315
316
317
          logic startRush, stopRush, endGameHexOut, clk, reset, rushEnded, slowClk;
318
          logic [6:0] hexout0, hexout1, hexout2, hexout3, hexout4, hexout5;
319
320
          dataPathUnit dut (startRush, stopRush, endGameHexOut, CLOCK_50, in, time_in, incr_in,
       addr_in, reset, rushEnded, CLOCK_50, hexout0, hexout1, hexout2, hexout3, hexout4, hexout5
       );
321
322
          // Setting up the clock.
323
          parameter CLOCK_PERIOD = 100;
           initial begin
324
325
              CLOCK_50 \ll 0;
326
              forever #(CLOCK_PERIOD/2) CLOCK_50 <= ~CLOCK_50; // toggle the clock forever
          end // initial
327
328
329
          initial begin
                                              @(posedge CLOCK_50); // reset
330
              reset \leftarrow 1;
                                              @(posedge CLOCK_50); // inc past max limit
331
              reset \leftarrow 0;
              in <= 2'b10;
332
                                              @(posedge CLOCK_50);
              time_in <= 4'b0011;
333
                                              @(posedge CLOCK_50)
334
              startRush <= 1;
                                              @(posedge CLOCK_50)
                                              @(posedge CLOCK_50);
@(posedge CLOCK_50);
@(posedge CLOCK_50);
@(posedge CLOCK_50);
@(posedge CLOCK_50);
335
              startRush <= 0;
              time_in <= 4'b0100;
stopRush <= 1;
336
337
338
              stopRush <= 0;
              in <= 2'b11;
339
                                                 @(posedge CLOCK_50);
340
              rushEnded <= 1;
              time_in <= 4'b1000;
                                              @(posedge CLOCK_50);
341
              $stop;
342
343
          end // initial
       endmodule // seg7_testbench
344
```