

```
1 // Eugene Ngo
2 // 1/20/2023
3 // EE 371
4 // Lab 2 Task 3
5
6 // FIFO_Control module controls the FIFO. It sends out empty and full signals based on the
7 // state of the FIFO.
8 // It sends out an enable signal to the RAM when a data is to be written into the FIFO. It
9 // remembers the location
10 // of the least recent data and the location where the new data is supposed to be stored,
11 // and it passes those
12 // information to the RAM when they are needed.
13
14 module FIFO_Control #(
15     parameter depth = 4
16 ) (
17     input logic clk, reset,
18     input logic read, write,
19     output logic wr_en,
20     output logic empty, full,
21     output logic [depth-1:0] readAddr, writeAddr
22 );
23
24 // number of elements in the FIFO structure
25 integer n;
26 // address of the least recent element
27 integer f;
28
29 // Implementing the main logic of the FIFO controller
30 always_ff @(posedge clk) begin
31     // reset
32     if (reset) begin
33         readAddr <= '0;
34         writeAddr <= '0;
35         empty <= 1'b1;
36         full <= 1'b0;
37         wr_en <= 1'b0;
38         n <= 0;
39         f <= 0;
40     end
41     else if (read | write) begin
42         // simultaneous operation
43         if (read & write) begin
44             readAddr <= f;
45             wr_en <= 1'b1;
46             f <= (f+1)%(2**depth);
47             writeAddr <= (f+n)%(2**depth);
48         end
49         else begin
50             // read
51             if (read & ~empty) begin
52                 if (n == 1) begin
53                     full <= 1'b0;
54                     empty <= 1'b1;
55                 end
56                 wr_en <= 1'b0;
57                 full <= 1'b0;
58                 readAddr <= f;
59                 n <= n - 1;
60                 f <= (f+1)%(2**depth);
61             end
62             // write
63             else if (write & ~full) begin
64                 if (n == (2**depth - 1)) begin
65                     full <= 1'b1;
66                     empty <= 1'b0;
67                 end
68                 wr_en <= 1'b1;
69                 empty <= 1'b0;
70                 writeAddr <= (f+n)%(2**depth);
71                 n <= n + 1;
72             end
73         end
74     end
75 end
```

```
71         wr_en <= 1'b0;
72     end
73 end
74 else
75     wr_en <= 1'b0;
76 end
77 endmodule
78
79 // FIFO_Control_testbench tests all expected, unexpected, and edgecase behaviors
80 module FIFO_Control_testbench();
81
82     parameter depth = 4;
83
84     logic clk, reset;
85     logic read, write;
86     logic wr_en;
87     logic [depth-1:0] readAddr, writeAddr;
88     logic empty, full;
89
90     // Instantiation of dut
91     FIFO_Control #(depth) dut (.*);
92
93     // Generate a 50MHz clock
94     parameter CLK_Period = 100;
95     initial begin
96         clk <= 1'b0;
97         forever #(CLK_Period/2) clk <= ~clk;
98     end
99
100    initial begin
101        // reset the FIFO module
102        reset <= 1;
103        reset <= 0;
104        // write 20 times (over the size of the RAM)
105        write <= 1'b1; read <= 1'b0;
106        // read 20 times (over the size of the RAM)
107        write <= 1'b0; read <= 1'b1;
108        // write 5 times then read and write simultaneously for 10 cycles
109        write <= 1'b1; read <= 1'b0;
110        write <= 1'b1; read <= 1'b1;
111        $stop;
112    end
113 endmodule
```