```
// Eugene Ngo
      // 1/20/2023
      // EE 371
 3
 4
      // Lab 2 Task 3
      // DE1_SoC is the top-level module that defines the I/Os for the DE1 SoC board. // DE1_SoC is the top-level module for the entire FIFO system. It instantiates the FIFO module. Additionally, it // connects KEY3 to the read signal, KEY2 to the write signal, and KEYO to the reset
 8
      signal. It also displays the
 9
      //¯content of the input bus in hexadecimal on HEX5 and HEX4, and displays the content of
      the output bus in hexadecimal
10
      // on HEX1 and HEX0.
11
12
      module DE1_SoC_task3 (HEX0, HEX1, HEX2, HEX3, HEX4, HEX5, KEY, SW, LEDR, CLOCK_50);
13
          output logic [6:0] output logic [9:0]
                                   HEXO, HEX1, HEX2, HEX3, HEX4, HEX5;
14
                                    LEDR;
          input logic [3:0] input logic [9:0]
15
                                    KEY;
16
17
                                    SW;
          input logic CLOCK_50;
18
19
          // turning unused hex displays off
          assign HEX3 = 7'b1111111;
assign HEX2 = 7'b1111111;
20
21
22
23
24
          // Setting up buses
          logic [7:0] inputBus, outputBus;
25
          assign inputBus = SW[7:0];
26
27
          // Cleaning up button presses to be one clock cycle long.
28
          logic reset, read, write;
29
          //ip1-ip3 takes the corresponding buttons as inputs, and outputs to intermediate logics
      that will be used by
          // the FIFO module.
30
          input_process ip1 (.A(~KEY[0]), .out(reset), .clk(CLOCK_50));
input_process ip2 (.A(~KEY[3]), .out(read), .clk(CLOCK_50));
input_process ip3 (.A(~KEY[2]), .out(write), .clk(CLOCK_50));
31
33
34
          // Setting up the drivers for the hex displays.
// hex5, hex4, hex1, and hex0 all takes parts of the I/O bus as inputs, and outputs to
35
36
      the corresponding hex
37
          // displays on the DE1-SoC board.
38
          seg7 hex5 (.in(inputBus[7:4]), .out(HEX5));
          seg7 hex4 (.in(inputBus[3:0]), .out(HEX4));
seg7 hex1 (.in(outputBus[7:4]), .out(HEX1));
39
40
41
          seg7 hex0 (.in(outputBus[3:0]), .out(HEX0));
42
43
          // FIFO takes the processed input from the input_processing modules, takes the data from
      the input bus, uses the
          // 50MHz clock, outputs "full" and "empty" signals to the corresponding LEDs, and
44
      outputs data onto the output Bus.
45
          FIFO queue (.clk(CLOCK_50), .reset, .read, .write, .inputBus, .empty(LEDR[8]), .full(LEDR
      [9]), .outputBus);
46
47
      endmodule
48
      // DE1_SoC_task3_testbench tests all expected, unexpected, and edgecase behaviors
49
50
51
52
       timescale 1 ps / 1 ps
      module DE1_SoC_task3_testbench();
                          HEXO, HEX1, HEX2, HEX3, HEX4, HEX5;
          logic [6:0]
          logic [9:0]
logic [3:0]
logic [9:0]
53
                           LEDR;
54
                           KEY;
55
                           SW;
56
          logic clk;
57
58
          DE1_SOC_task3 dut (.HEX0, .HEX1, .HEX2, .HEX3, .HEX4, .HEX5, .KEY, .LEDR, .SW, .CLOCK_50(
      c1k));
59
60
          // Setting up logics to make the code more readable.
          logic reset, read, write;
logic [7:0] inputBus;
assign KEY[0] = ~reset;
61
62
63
64
          assign KEY[3] = \sim read;
```

```
65
           assign KEY[2] = \sim write;
 66
           assign SW[7:0] = inputBus;
 67
 68
           // Setting up a simulated clock.
 69
           parameter CLOCK_PERIOD = 100;
 70
           initial begin
 71
              c1k <= 0;
 72
              forever #(CLOCK_PERIOD/2) clk <= ~clk; // Forever toggle the clock</pre>
 73
           end
 74
 75
76
           initial begin
              reset <= 1; repeat(5) @(posedge clk);</pre>
 77
              // put in excessive data;
              reset \leftarrow 0; read \leftarrow 0; write \leftarrow 1; inputBus \leftarrow 8'h00;
 78
                                                                                            @(posedge clk);
 79
                                          write \ll 0;
                                                                                            @(posedge clk);
 80
                                          write <= 1; inputBus <= 8'h01;</pre>
                                                                                            @(posedge clk);
 81
                                          write \ll 0;
                                                                                            @(posedge clk);
 82
                                          write <= 1;
                                                        inputBus <= 8'h02;
                                                                                            @(posedge clk);
 83
84
                                                                                            @(posedge clk);
                                          write \leftarrow 0;
                                          write \ll 1;
                                                        inputBus <= 8'h03;
                                                                                            @(posedge clk);
 85
                                          write \leftarrow 0;
                                                                                            @(posedge clk);
 86
                                                        inputBus <= 8'h04;
                                                                                            @(posedge clk);
                                          write \ll 1;
 87
                                          write \ll 0;
                                                                                            @(posedge clk);
 88
                                          write \ll 1;
                                                        inputBus <= 8'h05;
                                                                                            @(posedge clk);
 89
                                          write \leftarrow 0;
                                                                                            @(posedge clk);
                                                        inputBus <= 8'h06;</pre>
 90
                                                                                            @(posedge clk);
                                          write \ll 1;
 91
                                                                                            @(posedge clk);
                                          write \leftarrow 0;
 92
                                          write \leftarrow 1; inputBus \leftarrow 8'h07;
                                                                                            @(posedge clk);
 93
                                                                                            @(posedge clk);
                                          write \leftarrow 0;
 94
                                                        inputBus <= 8'h08;
                                                                                            @(posedge clk);
                                          write \ll 1;
 95
                                          write \ll 0;
                                                                                            @(posedge clk);
 96
                                          write <= 1;
                                                        inputBus <= 8'h09;
                                                                                            @(posedge clk);
 97
                                                                                            @(posedge clk);
                                          write \leftarrow 0;
                                                        inputBus <= 8'h0a;</pre>
 98
                                                                                            @(posedge clk);
                                          write \ll 1;
 99
                                                                                            @(posedge clk);
                                          write \leftarrow 0;
                                                                                            @(posedge clk);
@(posedge clk);
100
                                                        inputBus <= 8'h0b;
                                          write \ll 1;
101
                                          write \leftarrow 0;
                                                        inputBus <= 8'h0c;</pre>
102
                                          write <= 1;
                                                                                            @(posedge clk);
                                          write <= 0;
                                                                                            @(posedge clk);
103
104
                                          write \ll 1;
                                                        inputBus <= 8'h0d;
                                                                                            @(posedge clk);
105
                                                                                            @(posedge clk);
                                          write \leftarrow 0:
106
                                          write <= 1; inputBus <= 8'h0e;
                                                                                            @(posedge clk);
107
                                          write \leftarrow 0;
                                                                                            @(posedge clk);
108
                                          write <= 1; inputBus <= 8'h0f;
                                                                                            @(posedge clk);
109
                                          write \leq 0;
                                                                                            @(posedge clk);
110
                                          // attempt to write more data
111
                                          write \ll 1; inputBus \ll 8'h10;
                                                                                            @(posedge clk);
                                                                                            @(posedge clk);
112
                                          write \leftarrow 0;
113
                                                        inputBus <= 8'h11;</pre>
                                                                                            @(posedge clk);
                                          write \ll 1;
                                                                                            @(posedge clk);
@(posedge clk);
114
                                          write \leftarrow 0;
115
                                                        inputBus <= 8'h12;
                                          write \ll 1;
116
                                                                                            @(posedge clk);
                                          write \leftarrow 0;
117
                                                        inputBus <= 8'h13;</pre>
                                                                                            @(posedge clk);
                                          write \ll 1;
118
                                          write \leftarrow 0:
                                                                                            @(posedge clk);
                                                                                            @(posedge clk);
119
                                          write \ll 1;
                                                        inputBus <= 8'h14;
120
                                          write \ll 0;
                                                                                            @(posedge clk);
              // attempt to read off 20 sets of data
121
122
                             read <= 1; write <= 0;
                                                                                            @(posedge clk);
                                                                                            @(posedge clk);
123
                             read \leftarrow 0;
124
                             read <= 1;
                                                                                            @(posedge clk);
                             read <= 0;
125
                                                                                            @(posedge clk);
                                                                                            @(posedge clk);
126
                             read \leftarrow 1;
                             read \leftarrow 0;
                                                                                            @(posedge clk);
127
128
                             read \leftarrow 1;
                                                                                            @(posedge clk);
129
                             read \leftarrow 0;
                                                                                            @(posedge clk);
130
                             read <=
                                                                                            @(posedge clk);
131
                                                                                            @(posedge clk);
                             read \leftarrow 0;
132
                             read <= 1;
                                                                                            @(posedge clk);
133
                             read \leftarrow 0;
                                                                                            @(posedge clk);
                             read \leftarrow 1;
                                                                                            @(posedge clk);
134
135
                             read \leq 0;
                                                                                            @(posedge clk);
136
                             read \leftarrow 1;
                                                                                            @(posedge clk);
137
                             read \leftarrow 0;
                                                                                            @(posedge clk);
```

inputBus <= 8'h09;</pre>

read <= 1; write <= 1;

read  $\leftarrow 0$ ; write  $\leftarrow 0$ ;

182

183

184

185

186

\$stop;

end

endmodule

@(posedge clk);

@(posedge clk);