Date: January 25, 2023

```
// Eugene Ngo
     // 1/20/2023
     // EE 371
 3
 4
     // Lab 2 Task 1
     // DE1_SoC is the top-level module that defines the I/Os for the DE-1 SoC board. // DE1_SoC uses switches SW 3-0 to provide input data for the RAM and switches SW 8-4 to
     specify the write address
 8
      // for the RAM module. It uses SW9 as the Write signal. Using hexadecimal values, it shows
     the write address value
 9
      // on the 7-segment displays HEX5-4, the read address value on HEX3-2, the write data on
     HEX1, and the read data
10
     // on HEX0.
11
12
     module DE1_SoC_task2 (HEX0, HEX1, HEX2, HEX3, HEX4, HEX5, KEY, SW, CLOCK_50);
         output logic [6:0] input logic [3:0] input logic [9:0]
13
                                HEXO, HEX1, HEX2, HEX3, HEX4, HEX5;
14
                                KEY;
15
                                SW;
16
17
         input logic CLOCK_50;
         // Assigning intermediate logic to DE1_SoC peripherals to improve program readability
18
         logic [4:0] addr_r, addr_w;
logic [3:0] data_in, data_out;
19
20
21
         logic write, reset;
22
23
         assign addr_w = SW[8:4]
         assign data_in = SW[3:0];
assign write = ~KEY[3];
24
25
         assign reset = ~KEY[0];
26
27
         // RAM instantiates the dual-port memory module previously made. It connects to the
     corresponding intermediate
28
         // logics specified above, and it uses CLOCK_50 as the clock signal.
29
         ram32x4 RAM (.clock(CLOCK_50), .data(data_in), .rdaddress(addr_r), .wraddress(addr_w), .
     wren(write), .q(data_out));
30
         // c1 increments addr_r once every second. It uses CLOCK_50 as the clock signal.
31
32
         counter c1 (.addr_r, .clk(CLOCK_50), .reset);
33
         // Smaller 2-clock-cycle counter for testbench purpose.
34
35
         // counter #(1) c1 (.addr_r, .clk(CLOCK_50), .reset);
36
37
         // hd1 takes addr_r, addr_w, data_in, and data_out, and displays those values in
     hexadecimal to the corresponding
38
         // hex display.
39
         seg7 hd1 (.addr_r, .addr_w, .data_in, .data_out, .HEX5, .HEX4, .HEX3, .HEX2, .HEX1, .HEX0
     );
40
41
     endmodule
42
     // DE1_SoC_task2_testbench tests all expected, unexpected, and edgecase behaviors timescale 1 ps / 1 ps \,
43
44
     module DE1_SoC_task2_testbench();
  logic [6:0] HEX0, HEX1, HEX2, HEX3, HEX4, HEX5;
45
46
         logic [3:0]
logic [9:0]
47
                        KEY;
48
                        SW;
49
         logic CLOCK_50;
50
51
52
         DE1_SoC_task2 dut (.HEX0, .HEX1, .HEX2, .HEX3, .HEX4, .HEX5, .KEY, .SW, .CLOCK_50);
53
         // Setting up a simulated clock.
54
         parameter CLOCK_PERIOD = 100;
55
         initial begin
56
57
            CLOCK_50 \leftarrow 0;
            forever #(CLOCK_PERIOD/2) CLOCK_50 <= ~CLOCK_50; // Forever toggle the clock</pre>
58
         end
59
         // Setting up intermediate logic to improve readability
logic [4:0] addr_w;
logic [3:0] data_in;
60
61
62
         logic write, reset;
63
64
         assign SW[8:4] = addr_w;
         assign SW[3:0] = data_in;
65
         assign KEY[3] = ~write;
66
```

```
assign KEY[0] = ~reset;
67
68
69
70
        // Trying all combinations of inputs (x and y).
71
72
        initial begin
                                                                                   repeat(3) @(posedge
           reset \leftarrow 1;
      CLOCK_50);
73
74
75
           // updating address 5-9 while reading address 0-4
           reset <= 0; addr_w <= 5'b00101; data_in <= 4'b1111; write <= 1'b1; repeat(2) @(posedge
      CLOCK_50);
                        addr_w <= 5'b00110; data_in <= 4'b1111; write <= 1'b1; repeat(2) @(posedge
76
      CLOCK_50);
77
                        addr_w \le 5'b00111; data_in \le 4'b1111; write \le 1'b1; repeat(2) @(posedge)
      CLOCK_50);
78
                        addr_w <= 5'b01000; data_in <= 4'b1111; write <= 1'b1; repeat(2) @(posedge
      CLOCK_50);
79
                        addr_w <= 5'b01001; data_in <= 4'b1111; write <= 1'b1; repeat(2) @(posedge
      CLOCK_50);
80
           // reading address 5-9 and reading unmodified address 10-14
81
82
                                                                   write <= 1'b0; repeat(20) @(</pre>
     posedge CLOCK_50);
83
84
           $stop;
85
86
        end
     endmodule
```