

```

1  // Eugene Ngo
2  // 1/20/2023
3  // EE 371
4  // Lab 2 Task 1
5
6  // DE1_SoC is the top-level module that defines the I/Os for the DE-1 SoC board.
7  // DE1_SoC uses switches SW 3-0 to provide input data for the RAM and switches SW 8-4 to
  // specify the write address
8  // for the RAM module. It uses SW9 as the write signal. Using hexadecimal values, it shows
  // the write address value
9  // on the 7-segment displays HEX5-4, the read address value on HEX3-2, the write data on
  // HEX1, and the read data
10 // on HEX0.
11
12 module DE1_SoC_task2 (HEX0, HEX1, HEX2, HEX3, HEX4, HEX5, KEY, SW, CLOCK_50);
13     output logic [6:0]  HEX0, HEX1, HEX2, HEX3, HEX4, HEX5;
14     input logic [3:0]   KEY;
15     input logic [9:0]   SW;
16     input logic         CLOCK_50;
17
18     // Assigning intermediate logic to DE1_SoC peripherals to improve program readability
19     logic [4:0] addr_r, addr_w;
20     logic [3:0] data_in, data_out;
21     logic write, reset;
22     assign addr_w = SW[8:4];
23     assign data_in = SW[3:0];
24     assign write = ~KEY[3];
25     assign reset = ~KEY[0];
26
27     // RAM instantiates the dual-port memory module previously made. It connects to the
  // corresponding intermediate
28     // logics specified above, and it uses CLOCK_50 as the clock signal.
29     ram32x4 RAM (.clock(CLOCK_50), .data(data_in), .rdaddress(addr_r), .wraddress(addr_w), .
  wren(write), .q(data_out));
30
31     // c1 increments addr_r once every second. It uses CLOCK_50 as the clock signal.
32     counter c1 (.addr_r, .clk(CLOCK_50), .reset);
33
34     // Smaller 2-clock-cycle counter for testbench purpose.
35     // counter #(1) c1 (.addr_r, .clk(CLOCK_50), .reset);
36
37     // hd1 takes addr_r, addr_w, data_in, and data_out, and displays those values in
  // hexadecimal to the corresponding
38     // hex display.
39     seg7 hd1 (.addr_r, .addr_w, .data_in, .data_out, .HEX5, .HEX4, .HEX3, .HEX2, .HEX1, .HEX0
  );
40
41 endmodule
42
43 // DE1_SoC_task2_testbench tests all expected, unexpected, and edgecase behaviors
44 `timescale 1 ps / 1 ps
45 module DE1_SoC_task2_testbench();
46     logic [6:0]  HEX0, HEX1, HEX2, HEX3, HEX4, HEX5;
47     logic [3:0]  KEY;
48     logic [9:0]  SW;
49     logic        CLOCK_50;
50
51     DE1_SoC_task2 dut (.HEX0, .HEX1, .HEX2, .HEX3, .HEX4, .HEX5, .KEY, .SW, .CLOCK_50);
52
53     // Setting up a simulated clock.
54     parameter CLOCK_PERIOD = 100;
55     initial begin
56         CLOCK_50 <= 0;
57         forever #(CLOCK_PERIOD/2) CLOCK_50 <= ~CLOCK_50; // Forever toggle the clock
58     end
59
60     // Setting up intermediate logic to improve readability
61     logic [4:0] addr_w;
62     logic [3:0] data_in;
63     logic write, reset;
64     assign SW[8:4] = addr_w;
65     assign SW[3:0] = data_in;
66     assign KEY[3] = ~write;

```

```
67     assign KEY[0] = ~reset;
68
69     // Trying all combinations of inputs (x and y).
70     initial begin
71         reset <= 1;                                repeat(3) @(posedge
72     CLOCK_50);
73
74         // updating address 5-9 while reading address 0-4
75         reset <= 0; addr_w <= 5'b00101; data_in <= 4'b1111; write <= 1'b1; repeat(2) @(posedge
76     CLOCK_50);
77         addr_w <= 5'b00110; data_in <= 4'b1111; write <= 1'b1; repeat(2) @(posedge
78     CLOCK_50);
79         addr_w <= 5'b00111; data_in <= 4'b1111; write <= 1'b1; repeat(2) @(posedge
80     CLOCK_50);
81         addr_w <= 5'b01000; data_in <= 4'b1111; write <= 1'b1; repeat(2) @(posedge
82     CLOCK_50);
83         addr_w <= 5'b01001; data_in <= 4'b1111; write <= 1'b1; repeat(2) @(posedge
84     CLOCK_50);
85
86         // reading address 5-9 and reading unmodified address 10-14
87         write <= 1'b0; repeat(20) @(
88     posedge CLOCK_50);
89
90     $stop;
91 end
92 endmodule
```