```
// Eugene Ngo
       // 1/20/2023
       // EE 371
 3
 4
       // Lab 2 Task 1
       // seg7 is a hex display driver that outputs the corresponding hexadecimal value to the hex display.
 6
 7
 8
       module seg7 (addr_r, addr_w, data_in, data_out, HEX5, HEX4, HEX3, HEX2, HEX1, HEX0);
 9
            input logic [4:0] addr_r, addr_w;
input logic [3:0] data_in, data_out;
10
11
12
            output logic [6:0] HEX5, HEX4, HEX3, HEX2, HEX1, HEX0;
13
14
            // Initiating a hex ram to drive the hex displays
15
            logic [15:0][6:0] hex_ram;
16
            assign hex_ram[0]
                                      = 7'b1000000; // 0
           assign hex_ram[0] = 7 b1000000; //
assign hex_ram[1] = 7'b1111001; //
assign hex_ram[2] = 7'b0100100; //
assign hex_ram[3] = 7'b0110000; //
assign hex_ram[4] = 7'b0011001; //
assign hex_ram[5] = 7'b0010010; //
assign hex_ram[6] = 7'b0000001; //
assign hex_ram[8] = 7'b0000000; //
assign hex_ram[9] = 7'b0010000; //
17
18
19
20
21
22
23
24
25
26
27
           assign hex_ram[9] = 7'b0010000; //
assign hex_ram[10] = 7'b0001000; //
            assign hex_ram[11] = 7'b0000011; // b
            assign hex_ram[12] = 7'b1000110; //
28
29
            assign hex_ram[13] = 7'b0100001; // d
           assign hex_ram[14] = 7'b0000110; // e assign hex_ram[15] = 7'b0001110; // f
30
31
32
33
34
            // assigning values to output to hex displays
           assign HEX5 = hex_ram[addr_w[4]];
assign HEX4 = hex_ram[addr_w[3:0]];
assign HEX3 = hex_ram[addr_r[4]];
assign HEX2 = hex_ram[addr_r[3:0]];
35
36
37
            assign HEX1 = hex_ram[data_in];
38
39
            assign HEX0 = hex_ram[data_out];
40
41
       endmodule
42
43
       // seg7_testbench tests all expected, unexpected, and edgecase behaviors
44
       module seg7_testbench();
            logic [4:0] addr_r, addr_w;
logic [3:0] data_in, data_out;
45
46
47
            logic [6:0] HEX5, HEX4, HEX3, HEX2, HEX1, HEX0;
48
49
            seg7 dut (.addr_r, .addr_w, .data_in, .data_out, .HEX5, .HEX4, .HEX3, .HEX2, .HEX1, .HEX0
       );
50
51
52
            // testing random combinations of inputs
            initial begin
53
54
55
                addr_w = 5'b00001; addr_r = 5'b00001; data_in = 4'b0001; data_out = 4'b0001; #10;
                addr_w = 5'b11111; addr_r = 5'b11111; data_in = 4'b1111; data_out = 4'b1111; #10; addr_w = 5'b10101; addr_r = 5'b10101; data_in = 4'b0101; data_out = 4'b0101; #10;
56
                $stop;
57
            end
       endmodule
```