```
/* Name: Eugene Ngo
 2
         Date: 1/13/2023
 3
         Class: EE 371
 4
         Lab 1: Parking Lot Occupancy Counter*/
 5
     // DE1_SoC is the top-level module that defines the I/Os for the DE-1 SoC board. // DE1_SoC takes three switches from the GPIO as inputs, and outputs to 2 LEDs on the breadboard through GPIO and 6 7-bit \,
 6
 8
     // hex displays (HEXO-HEX5). It displays "full" or "clear" messages when the parking lot is
     either full or clear, and it
     // displays the decimal value of the number of cars in the lot accordingly.
10
11
     module DE1_SoC #(parameter MAX=25) (HEX0, HEX1, HEX2, HEX3, HEX4, HEX5, GPIO_0, CLOCK_50);
12
          output_logic_[6:0] HEXO, HEX1, HEX2, HEX3, HEX4, HEX5;
13
          inout logic [33:0] GPIO_0;
14
          input logic CLOCK_50;
15
         // Assigning and clk to CLOCK_50
16
         logic clk;
17
18
         assign c1k = CLOCK_50;
19
20
         logic enter, exit, full, clear;
logic [4:0] counter_out;
21
22
         // Outputting a and b to breadboard assign GPIO_0[26] = GPIO_0[5];
23
24
25
         assign GPIO_0[27] = GPIO_0[7];
26
27
         // carSensor parkCheck takes two switches from the breadboard as the input of the two
     parking sensors,
28
         // and outputs to enter and exit when an entering or exiting vehicle is detected.
29
         carSensor parkCheck (.a(GPIO_0[7]), .b(GPIO_0[5]), .enter, .exit, .clk, .reset(GPIO_0[9
     ]));
30
31
         // carCount counter takes enter and exit from sensors, and outputs the car count to
     counter_out.
32
         // it als outputs full and clear status to full and clear.
33
         carCount #(MAX) counter (.inc(enter), .dec(exit), .out(counter_out), .full, .clear, .clk,
       .reset(GPIO_0[9]));
34
35
         // seg7 display takes counter_out, full, and clear from ct, and outputs decimal values
     or status messages to hex displays.
         seg7 display (.in(counter_out), .full, .clear, .hexout0(HEX0), .hexout1(HEX1), .hexout2(
36
     HEX2), .hexout3(HEX3), .hexout4(HEX4), .hexout5(HEX5));
37
38
     endmodule // DE1_SoC
39
     // DE1_SoC_testbench tests all expected, unexpected, and edgecase behaviors
40
41
     module DE1_SoC_testbench();
         logic [6:0] HEXO, HEX1, HEX2, HEX3, HEX4, HEX5; wire [33:0] GPIO_0;
42
43
44
         logic CLOCK_50;
45
46
         DE1_SOC #(5) dut (.HEX0, .HEX1, .HEX2, .HEX3, .HEX4, .HEX5, .GPIO_0, .CLOCK_50);
47
48
         // Setting up a simulated clock.
49
         parameter CLOCK_PERIOD = 100;
50
         initial begin
51
52
            CLOCK_50 \ll 0;
            forever #(CLOCK_PERIOD/2) CLOCK_50 <= ~CLOCK_50; // Forever toggle the clock</pre>
53
         end
54
55
56
57
         // Assiging logic to wire
        logic reset, a, b;
assign GPIO_0[9] = reset;
assign GPIO_0[7] = a;
assign GPIO_0[5] = b;
58
59
60
61
         // Testing the module
62
         initial begin
63
            // reset
                                                  repeat(3) @(posedge CLOCK_50);
64
            reset \leftarrow 1;
65
```

```
67
                                                                                           a \leftarrow 0; b \leftarrow 0; repeat(2) @(posedge CLOCK_50);
                                      reset \leftarrow 0;
                                                                                          a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 1; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 1; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50);
// 1st car enters
a <= 1; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 1; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50);
// 2nd car enters
a <= 1; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 1; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);</pre>
   68
   69
    70
   74
75
76
77
78
79
                                                                                          a <= 1; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50); // 3rd car enters
a <= 1; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 1; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50);
d <= 0; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 1; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 1; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50);
// 5th car enters, full</pre>
   80
   81
82
   83
   84
85
86
   87
   88
   89
                            // exits until clear
                                                                                           a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);</pre>
   90
   91
                                                                                           a <= 1; b <= 1; repeat(2) @(posedge CLOCK_50);
   92
   93
                                                                                           a \leftarrow 1; b \leftarrow 0; repeat(2) @(posedge CLOCK_50);
                                                                                          a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50); // 1st car exits

a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);

a <= 1; b <= 1; repeat(2) @(posedge CLOCK_50);

a <= 1; b <= 0; repeat(2) @(posedge CLOCK_50);
   94
   95
   96
   97
                                                                                                                 b <= 0; repeat(2) @(posedge CLOCK_50);
b <= 0; repeat(2) @(posedge CLOCK_50); // 2nd car exits
b <= 1; repeat(2) @(posedge CLOCK_50);
b <= 1; repeat(2) @(posedge CLOCK_50);
b <= 0; repeat(2) @(posedge CLOCK_50);
b <= 0; repeat(2) @(posedge CLOCK_50); // 3rd car exits
b <= 1; repeat(2) @(posedge CLOCK_50);
b <= 1; repeat(2) @(posedge CLOCK_50);
b <= 0; repeat(2) @(posedge CLOCK_50);
b <= 0; repeat(2) @(posedge CLOCK_50);
b <= 0; repeat(2) @(posedge CLOCK_50);</pre>
   98
                                                                                           a <= 0;
   99
                                                                                           a <= 0;
100
                                                                                           a <= 1;
101
                                                                                           a \ll 0;
102
103
                                                                                           a <= 0;
104
                                                                                           a <= 1;
105
                                                                                           a <= 1:
                                                                                           a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50); // 4th car exits a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
106
107
108
                                                                                           a \leftarrow 1; b \leftarrow 1; repeat(2) @(posedge CLOCK_50);
                                                                                           a <= 1; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50); // 5th car exits, clear</pre>
109
110
111
                                     // direction changes while entering
112
                                                                                          a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 1; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 1; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 1; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 1; b <= 0; repeat(2) @(posedge CLOCK_50);
a <= 1; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 0; b <= 0; repeat(2) @(posedge CLOCK_50);</pre>
113
114
115
116
117
118
119
120
                                     // direction changes while exiting
                                                                                           a \leftarrow 0; b \leftarrow 0; repeat(2) @(posedge CLOCK_50);
124
                                                                                           a \leftarrow 0; b \leftarrow 1; repeat(2) @(posedge CLOCK_50);
                                                                                           a \leftarrow 1; b \leftarrow 1; repeat(2) @(posedge CLOCK_50);
                                                                                           a <= 0; b <= 1; repeat(2) @(posedge CLOCK_50);
a <= 1; b <= 1; repeat(2) @(posedge CLOCK_50);</pre>
126
                                                                                                                  b <= 0; repeat(2) @(posedge CLOCK_50);
b <= 1; repeat(2) @(posedge CLOCK_50);
b <= 0; repeat(2) @(posedge CLOCK_50);
b <= 0; repeat(2) @(posedge CLOCK_50);
                                                                                           a <= 1;
a <= 1;
a <= 0;
132
133
                                      $stop;
134
                             end
135
                   endmodule // DE1_SoC_testbench
```