

```

1  // Eugene Ngo
2  // 4/20/2023
3  // CSE 469
4  // Lab 2, Task 1 and 2
5
6  /* top is a structurally made toplevel module. It consists of 3 instantiations, as well as
   the signals that link them.
7  ** It is almost totally self-contained, with no outputs and two system inputs: clk and rst.
   clk represents the clock
8  ** the system runs on, with one instruction being read and executed every cycle. rst is the
   system reset and should
9  ** be run for at least a cycle when simulating the system.
10 */
11
12 // clk - system clock
13 // rst - system reset. Technically unnecessary
14 module top(
15     input logic clk, rst
16 );
17
18     // processor io signals
19     logic [31:0] Instr;
20     logic [31:0] ReadData;
21     logic [31:0] WriteData;
22     logic [31:0] PC, ALUResult;
23     logic
24         MemWrite;
25
26     // our single cycle arm processor
27     arm processor (
28         .clk      (clk      ),
29         .rst      (rst      ),
30         .Instr     (Instr     ),
31         .ReadData  (ReadData  ),
32         .WriteData (WriteData ),
33         .PC        (PC        ),
34         .ALUResult (ALUResult ),
35         .MemWrite  (MemWrite  )
36     );
37
38     // instruction memory
39     // contained machine code instructions which instruct processor on which operations to
40     // effectively a rom because our processor cannot write to it
41     make imem imemory (
42         .addr  (PC      ),
43         .instr (Instr   )
44     );
45
46     // data memory
47     // contains data accessible by the processor through ldr and str commands
48     dmem dmemory (
49         .clk      (clk      ),
50         .wr_en    (MemWrite ),
51         .addr     (ALUResult ),
52         .wr_data  (WriteData ),
53         .rd_data  (ReadData  )
54     );
55
56 endmodule
57
58
59 // testbench tests the behaviors of the ALU by running through an instance of the
60 // top module. The top module instantiates the imeme module which calls on
61 // the memfile.dat and memfile2.dat files that send in the instruction inputs
62 // for the testbench module to use. The results are compared to actual expected
63 // values to determine if the functionality of the overall CPU is correct.
64 module testbench();
65
66     // system signals
67     logic clk, rst;
68
69     // generate clock with 100ps clk period

```

```
70     initial begin
71         clk = '1;
72         forever #50 clk = ~clk;
73     end
74
75     // processor instantiation. within is the processor as well as imem and dmem
76     top_cpu (.clk(clk), .rst(rst));
77
78     initial begin
79         // start with a basic reset
80         rst = 1; @(posedge clk);
81         rst <= 0; @(posedge clk);
82
83         // repeat for 50 cycles. Not all 50 are necessary, however a loop at the end of the
84         program will keep anything weird from happening
85         repeat(50) @(posedge clk);
86
87         // basic checking to ensure the right final answer is achieved. These DO NOT prove
88         your system works. A more careful look at your
89         // simulation and code will be made.
90
91         // task 1:
92         // assert(cpu.processor.u_reg_file.memory[8] == 32'd11) $display("Task 1 Passed");
93         // else $display("Task 1 Failed");
94
95         // task 2:
96         assert(cpu.processor.u_reg_file.memory[8] == 32'd1) $display("Task 2 Passed");
97         else $display("Task 2 Failed");
98
99         $stop;
100     end
101 endmodule
```