

```

1  // Eugene Ngo
2  // 4/7/2023
3  // CSE 469
4  // Lab 1 Task 3
5
6  // This is the top level module
7  // alu is the module used to implement a 32 bit ARM-based ALU which
8  // contains the central logic for calling on submodules that make up the ALU.
9  module alu(input logic [31:0] a, b,
10             input logic [1:0] ALUControl,
11             output logic [31:0] Result,
12             output logic [3:0] ALUFlags);
13     // 00 = add
14     // 01 = subtract
15     // 10 = AND
16     // 11 = OR
17
18     logic [31:0] carries;
19
20     singleALU setCarries (.a(a[0]), .b(b[0]), .carryIn(ALUControl[0]),
21                          .ALUControl(ALUControl), .Result(Result[0]),
22                          .carryOut(carries[0]));
23
24     genvar i;
25     generate
26         for (i = 1; i < 32; i++) begin: ALUPipeline
27             singleALU results (.a(a[i]), .b(b[i]), .carryIn(carries[i - 1]),
28                              .ALUControl(ALUControl), .Result(Result[i]),
29                              .carryOut(carries[i]));
30         end // end loop
31     endgenerate // end generate
32
33     // Setting flags:
34     xor overFlowCheck (ALUFlags[0], carries[31], carries[30]);
35     assign ALUFlags[1] = carries[31];
36
37     // Inefficient and bad style. RTL would be better.
38     nor zeroChecker
39         (ALUFlags[2], Result[31], Result[30], Result[29], Result[28],
40          Result[27], Result[26], Result[25], Result[24], Result[23],
41          Result[22], Result[21], Result[20], Result[19], Result[18],
42          Result[17], Result[16], Result[15], Result[14], Result[13],
43          Result[12], Result[11], Result[10], Result[9], Result[8],
44          Result[7], Result[6], Result[5], Result[4], Result[3],
45          Result[2], Result[1], Result[0]);
46
47     assign ALUFlags[3] = Result[31];
48
49 endmodule
50
51 // alu_testbench tests all expected, unexpected, and edgecase behaviors
52 module alu_testbench();
53     logic [31:0] a,b;
54     logic [1:0] ALUControl;
55     logic [31:0] Result;
56     logic [3:0] ALUFlags;
57     logic clk;
58     logic [103:0] testvectors [1000:0];
59
60     alu dut (.a(a), .b(b), .ALUControl(ALUControl), .Result(Result),
61             .ALUFlags(ALUFlags));
62
63     parameter CLOCK_PERIOD = 100;
64
65     initial clk = 1;
66
67     always begin
68         #(CLOCK_PERIOD/2);
69         clk = ~clk;
70     end
71
72     initial begin
73         $readmemh("alu.tv", testvectors);

```

```
74
75     for (int i = 0; i < 20; i = i + 1) begin
76         {ALUControl, a, b, Result, ALUFlags} = testvectors[i];
77         @(posedge clk);
78     end // end loop
79 end // end initial
80 endmodule
81
```