68

```
// Eugene Ngo
      // 4/7/2023
 3
      // CSE 469
 4
      // Lab 1 Task 2
      // reg_file__testbench tests all expected, unexpected, and edgecase behaviors
module reg_file_testbench();
  logic clk, wr_en;
  logic [31:0] write_data, read_data1, read_data2;
  logic [3:0] write_addr, read_addr1, read_addr2;
 7
 8
 9
10
11
          reg_file dut (.clk, .wr_en, .write_data, .write_addr, .read_addr1, .read_addr2, .
12
      read_data1, .read_data2);
13
14
          parameter clock_period = 10000;
15
16
          integer i;
17
18
19
          initial begin // Set up the clock
             clk <= 0;
             for (i=0; i<1000; i++) begin: clockCount
  forever #(clock_period /2) clk <= ~clk;</pre>
20
21
22
             end
end
          initial begin
             $display("%t Behavior check", $time);
                     // Testing functionality of
             @(posedge clk);
             write_data = 32'b0;
                                                  @(posedge clk);
             write_addr = 4'b0010;
                                                  @(posedge clk);
                                                  @(posedge clk);
             write_data = 32'b1;
                                                  @(posedge clk);
             write_addr = 4'b0011;
                                                  @(posedge clk);
                                                  @(posedge clk);
                     // Testing functionality of
             // same cycle reads.
read_addr1 = 4'b0010;
                                                  @(posedge clk);
             read_addr2 = 4'b0011;
                                                  @(posedge clk);
                     // Testing the functionality of
             // 1 cycle delayed reads
// after an updated write
write_addr = 4'b0010; @(
                                                  @(posedge clk);
             read\_addr1 = 4'b0010;
                                                  @(posedge clk);
                                                  @(posedge clk);
             // read_data1 should update to 1 now.
             write_data = 32'b0;
                                                  @(posedge clk);
             write_addr = 4'b00\dot{1}1;
                                                  @(posedge clk);
             read_addr2 = 4'b0011;
                                                  @(posedge clk);
                                                  @(posedge clk);
             // read_data2 should update to 0 now.
58
59
60
61
62
          end
63
64
65
66
      endmodule
67
```