Date: April 07, 2023

```
// Eugene Ngo
      // 4/7/2023
 3
      // CSE 469
 4
      // Lab 1 Task 2
      // This is the top level module // This register file is 16x32, has two read ports, one write port, and is asynchronous
      // as specified
 8
 9
     module reg_file (input logic clk, wr_en, input logic [31:0] write_data,
                           input logic [3:0] write_addr,
input logic [3:0] read_addr1, read_addr2,
10
11
12
                           output logic [31:0] read_data1, read_data2);
13
14
         logic [15:0][31:0] memory;
15
16
         always_ff @ (posedge clk) begin
17
             if (wr_en) begin
18
                memory[write_addr] <= write_data;</pre>
19
20
21
             end
         end
22
         always_comb begin
23
             read_data1 = memory[read_addr1];
24
25
             read_data2 = memory[read_addr2];
26
27
      endmodule
28
29
      // reg_file__testbench tests all expected, unexpected, and edgecase behaviors
30
      module reg_file_testbench();
         logic clk, wr_en;
logic [31:0] write_data, read_data1, read_data2;
31
32
33
         logic [3:0] write_addr, read_addr1, read_addr2;
34
35
         reg_file dut (.clk, .wr_en, .write_data, .write_addr, .read_addr1, .read_addr2, .
      read_data1, .read_data2);
36
37
         parameter clock_period = 10000;
38
39
         integer i;
40
41
         initial begin // Set up the clock
42
43
             for (i=0; i<1000; i++) begin: clockCount</pre>
44
45
46
                forever #(clock_period /2) clk <= ~clk;</pre>
             end
47
48
49
         end
         initial begin
50
51
52
53
54
55
56
             $display("%t Behavior check", $time);
            @(posedge clk);
             write_data = 32'b0;
                                                @(posedge clk);
             write\_addr = 4'b0010;
                                                @(posedge clk);
57
                                                @(posedge clk);
58
59
             write_data = 32'b1;
                                                @(posedge clk);
60
             write\_addr = 4'b0011;
                                                @(posedge clk);
61
                                                @(posedge clk);
             // Testing functionality of
// same cycle reads.
read_addr1 = 4'b0010;  @(po
read_addr2 = 4'b0011;  @(po
62
63
64
                                                @(posedge clk);
65
                                                @(posedge clk);
66
                    // Testing the functionality of
// 1 cycle delayed reads
67
68
            // after an updated write write_addr = 4'b0010; @(
69
70
                                                @(posedge clk);
             read\_addr1 = 4'b0010;
71
                                                @(posedge clk);
72
                                                @(posedge clk);
```

90

91

endmodule

Project: reg\_file