```
// Eugene Ngo
      // 4/7/2023
     // CSE 469
// Lab 1 Task 3
 3
 4
     // alu_testbench tests all expected, unexpected, and edgecase behaviors
module alu_testbench();
  logic [31:0] a,b;
  logic [1:0] ALUControl;
  logic [31:0] Result;
  logic [3:0] ALUFlags;
  logic clk;
 6
7
 8
 9
10
11
         logic clk;
logic [103:0] testvectors [1000:0];
12
13
14
         15
16
17
18
19
20
21
22
         parameter CLOCK_PERIOD = 100;
         initial clk = 1;
         always begin
23
24
25
26
27
28
29
30
                #(CLOCK_PERIOD/2);
                clk = \sim clk;
         end
         initial begin
             $readmemh("alu.tv", testvectors);
     31
33
34
35
```