

```

1  // Eugene Ngo
2  // 4/20/2023
3  // CSE 469
4  // Lab 1, Task 3
5
6  // A module to implement a 32 bit ARM-based ALU.
7  // This contains the central logic for calling on submodules
8  // that make up the ALU.
9
10 module alu(input logic [31:0] a, b,
11            input logic [1:0] ALUControl,
12            output logic [31:0] Result,
13            output logic [3:0] ALUFlags);
14
15    // 00 = add
16    // 01 = subtract
17    // 10 = AND
18    // 11 = OR
19
20    logic [31:0] carries;
21
22    // This initial call to the singleALU is to set the carry input for the
23    // genvar statements.
24    singleALU setCarries (.a(a[0]), .b(b[0]), .carryIn(ALUControl[0]),
25                        .ALUControl(ALUControl), .Result(Result[0]),
26                        .carryOut(carries[0]));
27
28    // The genvar statements break down the 32 bit inputs and sends them to
29    // 1 bit ALUs that add and subtract them based on the input control signal.
30    // The carry outs are processed and sent to the next bit that is covered,
31    // thus linking them and creating the actual 32 bit output value.
32    genvar i;
33    generate
34        for (i = 1; i < 32; i++) begin: ALUPipeline
35            singleALU results (.a(a[i]), .b(b[i]), .carryIn(carries[i - 1]),
36                            .ALUControl(ALUControl), .Result(Result[i]),
37                            .carryOut(carries[i]));
38        end // end loop
39    endgenerate // end generate
40
41    // Setting flags:
42    // Overflow is xor of carry[30], carry[31]
43    xor overFlowCheck (ALUFlags[0], carries[31], carries[30]);
44    // Carryout is the last carry.
45    assign ALUFlags[1] = carries[31];
46
47    // Inefficient and bad style. RTL would be better.
48    // Checks if any one of the bits within the 32-bit outputted value
49    // contains any 1s. If there is a single 1, the output zero flag is not
50    // raised.
51    nor zeroChecker
52        (ALUFlags[2], Result[31], Result[30], Result[29], Result[28],
53         Result[27], Result[26], Result[25], Result[24], Result[23],
54         Result[22], Result[21], Result[20], Result[19], Result[18],
55         Result[17], Result[16], Result[15], Result[14], Result[13],
56         Result[12], Result[11], Result[10], Result[9], Result[8],
57         Result[7], Result[6], Result[5], Result[4], Result[3],
58         Result[2], Result[1], Result[0]);
59
60    assign ALUFlags[3] = Result[31];
61
62 endmodule
63
64 // alu_testbench tests the behaviors of the ALU by running a .tv file
65 // through it. The results are compared to actual expected values to
66 // determine if the functionality of the ALU is correct.
67
68 module alu_testbench();
69     logic [31:0] a,b;
70     logic [1:0] ALUControl;
71     logic [31:0] Result;
72     logic [3:0] ALUFlags;
73     logic clk;
74     logic [103:0] testvectors [1000:0];

```

```
74
75 // Calls on the ALU module to test it.
76 alu dut (.a(a), .b(b), .ALUControl(ALUControl), .Result(Result),
77         .ALUFlags(ALUFlags));
78
79 parameter CLOCK_PERIOD = 100;
80
81 initial clk = 1;
82
83 // Generates a clock signal
84 always begin
85     #(CLOCK_PERIOD/2);
86     clk = ~clk;
87 end
88
89 // Reads through the .tv file and individually and test if the
90 // vector file values are the same as the values generated
91 // by the alu files.
92 initial begin
93     $readmemh("alu.tv", testvectors);
94
95     for (int i = 0; i < 20; i = i + 1) begin
96         {ALUControl, a, b, Result, ALUFlags} = testvectors[i];
97         @(posedge clk);
98     end // end loop
99 end // end initial
100 endmodule
101
```