```
// Eugene Ngo
        // 5/3/23
        // EE 469
 3
 4
        // Lab 3
 5
 6
        // reg_file_testbench is a testing fiel for reg_file
// that tests that write data is written
// into register file a cycle after wr_en is true,
// checks if read data updates the register data
 7
 8
 9
10
        // the same cycle as the address asserted,
        // and checks if read data is updated to write data
// the cycle after address is provided if
11
12
13
        // write address is the same and wr_en is true
14
        module reg_file_testbench();
15
             logic CLOCK_50;
16
              logic clk;
17
             logic wr_en;
             logic [31:0] write_data;
logic [3:0] write_addr;
logic [3:0] read_addr1, read_addr2;
logic [31:0] read_data1, read_data2;
18
19
20
21
22
             assign CLOCK_50 = c1k;
23
              reg_file dut (.clk, .wr_en, .write_data, .write_addr, .read_addr1, .read_addr2, .
24
        read_data1, read_data2);
25
              parameter CLOCK_PERIOD=100;
26
27
              initial begin
                  c1k \ll 0;
28
29
                  forever #(CLOCK_PERIOD/2) clk <= ~clk;</pre>
30
31
32
33
             initial begin
                  wr_en <= 0; write_data = 5; write_addr = 3; read_addr1 = 2; read_addr2 = 3; @(posedge
        c1k);
                  wr_en <= 1; repeat(1) @(posedge clk);
write_data = 10; write_addr = 4;@(posedge clk);
write_data = 11; write_addr = 5;@(posedge clk);
read_addr1 = 4; @(posedge clk);
read_addr2 = 5; @(posedge clk);
write_data = 12; write_addr = 4; @(posedge clk);
write_data = 13; write_addr = 5; @(posedge clk);</pre>
34
35
36
37
38
39
                  write_data = 13; write_addr = 5; @(posedge clk);
40
41
42
             end
```

43

endmodule