```
// Eugene Ngo
      // 4/20/2023
 3
      // CSE 469
 4
      // Lab 1, Task 2
 5
      // A module to implement a 32 bit, 16 register, reg_file.
// This module takes in data and stores it in flip flops.
// The data can then be read via two read inputs and outputs.
 6
 7
 8
 9
      // The data can be written in via 1 write input and 1 write enable.
10
      11
12
13
14
                              output logic [31:0] read_data1, read_data2);
15
16
          // Stores all the values.
17
          logic [15:0][31:0] memory;
18
19
20
21
          // Main logic unit. Clocked flip flops.
          always_ff @ (posedge clk) begin
// if write enabled, write data
22
              if (wr_en) begin
23
24
25
26
27
28
29
31
33
33
33
35
                  memory[write_addr] <= write_data;</pre>
              end
          end
          // Read out data the instant the read_data signals are updated.
          always_comb begin
              read_data1 = memory[read_addr1];
              read_data2 = memory[read_addr2];
      endmodule
      // reg_file_testbench tests the behaviors of the reg_file by inputting
// expected testing values. This tests for cycle delays in writes,
// same-cycle reads, and 1 cycle delays for reads occuring after writes.
// The results are compared to expected values to determine if the
// functionality of the reg_file is correct.
36
37
38
39
40
41
42
      module reg_file_testbench();
   logic clk, wr_en;
43
          logic [31:0] write_data, read_data1, read_data2;
44
          logic [3:0] write_addr, read_addr1, read_addr2;
45
46
          // Calls on the reg_file module to test it.
47
          reg_file dut (.clk, .wr_en, .write_data, .write_addr, .read_addr1, .read_addr2, .
      read_data1, .read_data2);
48
49
50
51
52
53
54
55
56
57
          parameter clock_period = 10000;
          integer i;
          initial begin // Set up the clock
              c1k \ll 0;
              for (i=0; i<1000; i++) begin: clockCount
                  forever #(clock_period /2) clk <= ~clk;</pre>
58
59
          end
60
61
          initial begin
62
              $display("%t Behavior check", $time);
63
              64
65
66
                                                     @(posedge clk);
              write_data = 32'b0;
67
                                                     @(posedge clk);
              write_addr = 4'b0010;
68
                                                     @(posedge clk);
69
                                                     @(posedge clk);
70
71
              write_data = 32'b1;
                                                     @(posedge clk);
72
              write\_addr = 4'b0011;
                                                     @(posedge clk);
```

Project: ARM_CPU

```
@(posedge clk);
73
74
75
77
77
78
88
88
88
88
88
89
99
99
93
                    // Testing functionality of
             // same cycle reads.
read_addr1 = 4'b0010;
read_addr2 = 4'b0011;
                                                  @(posedge clk);
                                                  @(posedge clk);
             @(posedge clk);
@(posedge clk);
                                                  @(posedge clk);
             // read_data1 should update to 1 now.
                                                  @(posedge clk);
@(posedge clk);
             write_data = 32'b0;
             write_addr = 4'b0011;
             read\_addr2 = 4'b0011;
                                                  @(posedge clk);
                                                  @(posedge clk);
             // read_data2 should update to 0 now.
94
         end
95
96
      endmodule
```