

```
1  // Eugene Ngo
2  // 4/20/2023
3  // CSE 469
4  // Lab 2, Task 1 and 2
5
6  /* testbench is a simulation module which simply instantiates the processor system and runs
7  50 cycles
8  ** of instructions before terminating. At termination, specific register file values are
9  checked to
10 ** verify the processors' ability to execute the implemented instructions.
11 */
12 module testbench();
13     // system signals
14     logic clk, rst;
15
16     // generate clock with 100ps clk period
17     initial begin
18         clk = '1;
19         forever #50 clk = ~clk;
20     end
21
22     // processor instantiation. within is the processor as well as imem and dmem
23     top cpu (.clk(clk), .rst(rst));
24
25     initial begin
26         // start with a basic reset
27         rst = 1; @(posedge clk);
28         rst <= 0; @(posedge clk);
29
30         // repeat for 50 cycles. Not all 50 are necessary, however a loop at the end of the
31         program will keep anything weird from happening
32         repeat(50) @(posedge clk);
33
34         // basic checking to ensure the right final answer is achieved. These DO NOT prove
35         your system works. A more careful look at your
36         // simulation and code will be made.
37
38         // task 1:
39         assert(cpu.processor.u_reg_file.memory[8] == 32'd11) $display("Task 1 Passed");
40         else $display("Task 1 Failed");
41
42         // task 2:
43         //assert(cpu.processor.u_reg_file.memory[8] == 32'd1) $display("Task 2 Passed");
44         //else $display("Task 2 Failed");
45
46         $stop;
47     end
48 endmodule
```