## **Procedure:**

This lab was comprised of two tasks:

- 1. Implementing the given arm CPU module with the ALU and reg file that was created in Lab 1.
- 2. Add extra control path logic to implement CMP, B EQ, B NE, B GE, B GT, B LE, B LT instructions

Once the designs for both tasks were implemented, they were thoroughly tested in ModelSim using the given testbenches and the DAT files, to demonstrate their functionality.

### **Task #1:**

The first task was to implement the given ARM CPU with the ALU and reg\_file that were created in Lab 1. This was done by looking through the mapped-out diagram for the single-cycle CPU in the Lab 2 document and then aligning the proper signals that were already implemented in the ARM module with the inputs and outputs for the reg\_file. The outputs from the reg\_file were then properly aligned with the inputs of the ALU and then processed by the ALU and outputted for the memory or writeback sections. The schematic I implemented is shown in the diagram below.




Figure 3. Single-cycle ARM processor

Figure 1: Schematic for a single-cycle ARM CPU

This schematic was then written and compiled in Quartus and then tested in ModelSim by varying the Instruction input based on the memfile.dat file.

The values of instructions and the resulting signals and outputs were tabulated to determine the proper expected values from the CPU as it goes through memfile.dat

Cycle	PC	Instr	SrcA	SrcB	ALUResult	WriteData	ReadData	MemWrite	RegWrite	Result
1	00	ADD R0, R15, #0	8	0	8	Don't Care	x	0	1	8
2	04	SUB R1, R0, R0	8	8	0	5	X	0	1	0
3	08	ADD R2, R1, #10	0	A	A	Don't Care	X	0	1	A
4	12	ADD R3, R0, R2	8	Α	12	Α	Х	0	1	12
5	16	SUB R4, R2, #3	Α	3	7	12	х	0	1	7
6	20	SUB R5, R3, R4	12	7	В	7	х	0	1	В
7	24	ORR R6, R4, R5	7	В	F	В	Х	0	1	F
8	28	AND R7, R6, R5	F	В	В	В	Х	0	1	В
9	32	STR R7, [R1, #0]	0	0	0	В	Х	1	0	0
10	36	B SKIP	2C	4	30	0	Х	0	0	30
11	48	LDR R8, [R1, #0]	0	0	0	Х	В	0	1	В
12	52	B LOOP	0	0	0	х	Х	0	0	34
13	52	В LOOP	0	0	0	Х	Х	0	0	34
14	52	B LOOP	0	0	0	Х	Х	0	0	34
15	52	B LOOP	0	0	0	Х	х	0	0	34
16	52	B LOOP	0	0	0	Х	Х	0	0	34
17	52	B LOOP	0	0	0	Х	Х	0	0	34
18	52	B LOOP	0	0	0	Х	Х	0	0	34
19	52	B LOOP	0	0	0	Х	х	0	0	34

Table 3. First nineteen cycles of executing memfile.dat

Figure 2: Signals and output when running memfile.dat

### **Task #2:**

The second task was to implement CMP, B EQ, B NE, B GE, B GT, B LE, and B LT instructions. This required modifying the control logic and data path to first store the flags from CMP instructions, then to modify the control logic sections to account for the conditional bits within the instruction to implement the new instructions.

Following the implementation of the new instructions, the modules were compiled in Quartus and then tested in ModelSim by varying the Instruction input based on the memfile2.dat file.

Before testing, the PC sequence was written out to determine what set of instructions should have been taken based on the conditional branching.




Figure 3: This is the PC sequence for memfile2.dat

The PC sequence displayed above in Figure 3 was compared with the simulation results to determine if the instructions were implemented correctly.

# **Results**

### **Task #1:**

After implementing the ARM module, I ran Modelsim to test it.




Figure 4: The waveform generated for the task 1 ARM module testbench (memfile.dat)

As seen in the waveforms above, the ARM CPU varies the values of the regfile based on the instructions executed, as a CPU should.

### **Task #2:**

After implementing the new instructions in Quartus, I ran Modelsim to test it.




Figure 5: Modelsim waves for testing CMP, B EQ, B NE, B GE, B GT, B LE, B LT when implemented (memefile2.dat)

As seen in the waveforms above, the ARM CPU varies the values of the regfile based and PC based on the branches and instructions executed, as a CPU should.

# **Appendix**



```
// Eugene Ngo
      // 4/20/2023
 3
      // CSE 469
 4
      // Lab 2, Task 1 and 2
 6
       /* top is a structurally made toplevel module. It consists of 3 instantiations, as well as
      the signals that link them.
      ** It is almost totally self-contained, with no outputs and two system inputs: clk and rst.
 7
      clk represents the clock
      ** the system runs on, with one instruction being read and executed every cycle. rst is the system reset and should
 8
      ** be run for at least a cycle when simulating the system.
10
11
12
      // clk - system clock
13
      // rst - system reset. Technically unnecessary
14
      module top(
15
           input logic clk, rst
16
17
      );
           // processor io signals
logic [31:0] Instr;
logic [31:0] ReadData;
logic [31:0] WriteData;
logic [31:0] PC, ALURESUlt;
18
19
20
21
22
23
24
25
26
27
            logic
                            MemWrite:
           // our single cycle arm processor
           arm processor (
                 .clk
                                 (clk
28
29
                 .rst
                                 (rst
                                 (Instr
                 .Instr
30
31
32
33
34
                 .ReadData
                                 (ReadData
                                 (WriteData
                 .WriteData
                                 (PC
                 .ALUResult
                                 (ALUResult
                 .MemWrite
                                 (MemWrite
35
           );
36
37
            // instruction memory
38
           // contained machine code instructions which instruct processor on which operations to
      make
39
            // effectively a rom because our processor cannot write to it
40
41
            imem imemory
                 .addr
                            (PC
                 .instr (Instr )
42
43
44
45
46
           );
           // data memory
// containes data accessible by the processor through ldr and str commands
47
           dmem dmemory
48
                 .clk
                             (c1k
49
                 .wr_en
                             (MemWrite
50
51
52
53
54
55
                 .addr
                             (ALUResult),
                 .wr_data (WriteData ),
                 .rd_data (ReadData
           );
56
      endmodule
57
58
59
      // testbench tests the behaviors of the ALU by running through an instance of the
      // top module. The top module instantiates the imeme module which calls on // the memfile.dat and memfile2.dat files that send in the instruction inputs // for the testbench module to use. The results are compared to actual expected // values to determine if the functionality of the overall CPU is correct.
60
63
64
      module testbench();
65
66
            // system signals
67
           logic clk, rst;
68
           // generate clock with 100ps clk period
69
```

```
initial begin
 71
               clk = ^{\dagger}1;
 72
73
74
75
76
77
               forever #50 clk = ~clk;
          // processor instantion. Within is the processor as well as imem and dmem
          top cpu (.clk(clk), .rst(rst));
 78
79
           initial begin
               // start with a basic reset
 80
               rst = 1; @(posedge clk);
 81
               rst <= 0; @(posedge clk);
 82
 83
               // repeat for 50 cycles. Not all 50 are necessary, however a loop at the end of the
      program will keep anything weird from happening
 84
               repeat(50) @(posedge clk);
 85
      // basic checking to ensure the right final answer is achieved. These DO NOT prove
your system works. A more careful look at your
// simulation and code will be made.
 86
 87
 88
 89
               // task 1:
      //
                 90
 91
92
 93
94
               // task 2:
                                                                       $display("Task 2 Passed");
               assert(cpu.processor.u_req_file.memory[8] == 32'd1)
 95
                                                                       $display("Task 2 Failed");
 96
 97
               $stop;
 98
          end
 99
100
      endmodule
```

```
// Eugene Ngo
      // 4/20/2023
 3
     // CSE 469
      // Lab 2, Task 1 and 2
 6
      /* testbench is a simulation module which simply instantiates the processor system and runs
      ** of instructions before terminating. At termination, specific register file values are
 7
      checked to
 8
      ** verify the processors' ability to execute the implemented instructions.
 9
10
     module testbench();
11
          // system signals
12
          <mark>logić</mark> clk, rst;
13
14
          // generate clock with 100ps clk period
15
16
          initial begin
17
              c1k =
18
              forever #50 clk = ~clk;
<u>1</u>9
          end
20
21
22
23
24
25
26
27
          // processor instantion. Within is the processor as well as imem and dmem
          top cpu (.clk(clk), .rst(rst));
          initial begin
              // start with a basic reset
              rst = 1; @(posedge clk);
              rst <= 0; @(posedge clk);</pre>
28
     // repeat for 50 cycles. Not all 50 are necessary, however a loop at the end of the program will keep anything weird from happening
29
30
              repeat(50) @(posedge clk);
31
     // basic checking to ensure the right final answer is achieved. These DO NOT prove
your system works. A more careful look at your
// simulation and code will be made.
32
33
34
35
              // task 1:
36
37
38
39
              // task 2:
40
41
                                                                              $display("Task 2 Passed");
$display("Task 2 Failed");
              //assert(cpu.processor.u_reg_file.memory[8] == 32'd1)
              //else
42
43
              $stop;
44
          end
```

endmodule

```
// Eugene Ngo
      // 4/20/2023
 3
      // CSE 469
 4
      // Lab 2, Task 1 and 2
 6
      /* dmem is a more traditional, albeit very uninteresting, random access 64 word x 32 bit
      per word memory.
 7
      ** This module is also written in RTL, and likely strongly resembles your own register file
      except for a
 8
      ** few minor differences. The first is that there is only a single read port, compared to
      the register
      ** file's two read ports. The other difference is that the dmem is also byte aligned, and
 9
      therefore
10
      ** discards the bottom two bits of the address when doing a read or write.
11
12
13
      // clk - system clock, same as the processor
      // wr_en - write enable, allows the wr_data to overwrite the 32 bit word stored in
14
      memory[addr]
      // addr - the location to which you intend to read or write from
// wr_data - the 32 bit data word which you intend to write into memory
// rd_data - the data currently stored at memory[addr]
15
16
17
18
      module dmem (
19
           input
                   logic
                                   clk, wr_en,
           input logic [31:0] addr, input logic [31:0] wr_data, output logic [31:0] rd_data
20
21
22
23
24
25
      );
           logic [31:0] memory [63:0];
26
27
28
29
30
           // asyncrhnous read
           assign rd_data = memory[addr[31:2]]; // word aligned, drop bottom 2 bits
           // syncrhonous gated write
           always_ff @(posedge clk) begin
   if (wr_en) memory[addr[31:2]] <= wr_data; // word aligned, drop bottom 2 bits</pre>
31
33
           end
34
```

endmodule

```
// Eugene Ngo
         // 4/20/2023
  3
        // CSE 469
  4
         // Lab 2, Task 1 and 2
        /* imem is the read only, 64 word x 32 bit per word instruction memory for our processor.

** Its module is written in RTL, and it strongly resembles a ROM (read only memory) or LUT

** (look up table). This memory has no clock, and cannot be written to, but rather it

** asynchronously reads out the word stored in its memory as soon as an address is given.

** The address and memory are byte aligned, meaning that the bottom two bits are discarded

** when looking for the word. One important line to note is the

Initial $readmemb("memfile.dat", memory);

** which determines the contents of the memory when the system is initialized. You will
 9
10
11
12
        ** which determines the contents of the memory when the system is initialized. You will
13
14
         ** this line to use programs given to you as a part of this lab.
15
16
         // addr - 32 bit address to determine the instruction to return. Note not all 32 bits are
17
        used since this
18
                         memory only has 64 words
        // memory only has ou words
// instr - 32 bit instruction to be sent to the processor
<u>1</u>9
20
        module imem(
21
22
23
24
25
26
               input
                           logic [31:0] addr,
               output logic [31:0] instr
        );
               logic [31:0] memory [63:0];
               // modify the name and potentially directory prefix of the file within to load the
         correct program and preprocessing
27
               initial $readmemb(
"C:\\Users\\egeen\\Desktop\\School\\EE 469\\Lab\\Lab 2\\memfile2.dat,"
28
29
               memory);
30
31
32
               assign instr = memory[addr[31:2]]; // word aligned, drops bottom 2 bits
33
        endmodule
```

```
// Eugene Ngo
      // 4/20/2023
 3
      // CSE 469
 4
      // Lab 1, Task 3
      // A module to implement a 32 bit ARM-based ALU.
// This contains the central logic for calling on submodules
 7
 8
      // that make up the ALU.
 9
      module alu(input logic [31:0] a, b, input logic [1:0] ALUControl, output logic [31:0] Result,
10
11
12
13
                      output logic [3:0] ALUFlags);
14
           // 00 = add
15
           // 01 = subtract
           // 10 = AND
// 11 = OR
16
17
18
19
20
21
22
           logic [31:0] carries;
           // This initial call to the singleALU is to set the carry input for the
// genvar statements.
23
24
25
26
27
           singleALU setCarries (.a(a[0]), .b(b[0]), .carryIn(ALUControl[0]),
                                          .ALUControl(ALUControl), .Result(Result[0]),
                                          .carryOut(carries[0]));
           // The genvar statements break down the 32 bit inputs and sends them to
28
           // 1 bit ALUs that add and subtract them based on the input control signal.
29
           // The carry outs are processed and sent to the next bit that is covered,
30
           // thus linking them and creating the actual 32 bit output value.
31
32
33
34
35
36
37
           genvar i;
           generate
               for (i = 1; i < 32; i++) begin: ALUPipeline
                   singleALU results (.a(a[i]), .b(b[i]), .carryIn(carries[i - 1]), .ALUControl(ALUControl), .Result(Result[i]),
                                             .carryOut(carries[i]));
               end // end loop
38
           endgenerate // end generate
39
40
           // Setting flags:
41
           /// Overflow is xor of carry[30], carry[31]
42
           xor overFlowCheck (ALUFlags[0], carries[31], carries[30]);
43
           // Carryout is the last carry.
44
           assign ALUFlags[1] = carries[31];
45
46
           // Inefficient and bad style. RTL would be better.
47
           // Checks if any one of the bits within the 32-bit outputted value
           // contains any 1s. If there is a single 1, the output zero flag is not
48
49
           // raised.
50
51
52
53
54
55
56
57
           nor zeroChecker
               (ALUFlags[2], Result[31], Result[30], Result[29], Result[28], Result[27], Result[26], Result[25], Result[24], Result[23], Result[22], Result[21], Result[20], Result[19], Result[18], Result[17], Result[16], Result[15], Result[14], Result[13], Result[12], Result[11], Result[10], Result[9], Result[8], Result[7], Result[6], Result[5], Result[4], Result[3], Result[2], Result[1], Result[0]);
58
59
           assign ALUFlags[3] = Result[31];
60
61
      endmodule
62
       // alu_testbench tests the behaviors of the ALU by running a .tv file
63
      // through it. The results are compared to actual expected values to
// determine if the functionality of the ALU is correct.
64
65
66
67
      module alu_testbench();
           logic [31:0] a,b;
logic [1:0] ALUControl;
logic [31:0] Result;
68
69
70
           logic [3:0] ALUFlags;
72
           logic clk;
73
           logic [103:0] testvectors [1000:0];
```

Project: ARM\_CPU

```
74
75
            // Calls on the ALU module to test it.
            76
 77
78
79
            parameter CLOCK_PERIOD = 100;
 80
 81
            initial clk = 1;
 82
83
84
85
86
87
            // Generates a clock signal
            always begin
                    #(CLOCK_PERIOD/2);
                    clk = \sim clk;
            end
 88
89
90
            // Reads through the .tv file and individually and test if the // vector file values are the same as the values generated // by the alu files.
initial begin
 91
 92
93
94
                $readmemh("alu.tv", testvectors);
                for (int i = 0; i < 20; i = i + 1) begin
{ALUControl, a, b, Result, ALUFlags} = testvectors[i];</pre>
 95
 96
            @(posedge clk);
end // end loop
end // end initial
 97
 98
99
100
        endmodule
101
```

```
// Eugene Ngo
      // 4/7/2023
     // CSE 469
// Lab 1 Task 3
 3
 4
     // alu_testbench tests all expected, unexpected, and edgecase behaviors
module alu_testbench();
  logic [31:0] a,b;
  logic [1:0] ALUControl;
  logic [31:0] Result;
  logic [3:0] ALUFlags;
  logic clk;
 6
7
 8
 9
10
11
         logic clk;
logic [103:0] testvectors [1000:0];
12
13
14
         15
16
17
18
19
20
21
22
         parameter CLOCK_PERIOD = 100;
         initial clk = 1;
         always begin
23
24
25
26
27
28
29
30
31
                #(CLOCK_PERIOD/2);
                clk = \sim clk;
         end
         initial begin
             $readmemh("alu.tv", testvectors);
     33
34
35
```

```
// Eugene Ngo
      // 4/20/2023
 3
      // CSE 469
       // Lab 2, Task 1 and 2
 6
       /st arm is the spotlight of the show and contains the bulk of the datapath and control
      logic. This module is split into two parts, the datapath and control.
 7
 8
      // clk - system clock
// rst - system reset
 9
10
      // Instr - incoming 32 bit instruction from imem, contains opcode, condition, addresses and
11
      // ReadData - data read out of the dmem
// WriteData - data to be written to the dmem
12
13
14
      // MemWrite - write enable to allowed WriteData to overwrite an existing dmem word
15
      // PC - the current program count value, goes to imem to fetch instruciton
      // ALUResult - result of the ALU operation, sent as address to the dmem
16
17
18
      module arm (
19
            input
                     logic
                                       clk, rst,
           input logic [31:0] Instr,
input logic [31:0] ReadData,
output logic [31:0] WriteData,
output logic [31:0] PC, ALUResult,
output logic MemWrite
20
21
22
23
24
25
      );
26
27
            // datapath buses and signals
            logic [31:0] PCPrime, PCPlus4, PCPlus8; // pc signals logic [3:0] RA1, RA2; // regfile in logic [31:0] RD1, RD2; // raw regfile
28
                                                                  // regfile input addresses
// raw regfile outputs
29
30
            logic [ 3:0] ALUFlags;
logic [ 3:0] FlagsReg;
logic [ 31:0] ExtImm, SrcA, SrcB;
logic [ 31:0] Result;
31
                                                                  // alu combinational flag outputs
                                                                 // register for storing flag outputs
// immediate and alu inputs
// computed or fetched value to be written into
32
33
34
      regfile or pc
            // control signals
36
37
            logic PCSrc, MemtoReg, ALUSrc, RegWrite, FlagWrite;
38
            logic [1:0] RegSrc, ImmSrc, ALUControl;
39
40
      /* The datapath consists of a PC as well as a series of muxes to make decisions about which data words to pass forward and operate on. It is

** noticeably missing the register file and alu, which you will fill in using the
41
42
      modules made in lab 1. To correctly match up signals to the

** ports of the register file and alu take some time to study and understand the logic
43
      and flow of the datapath.
44
            //----
45
46
                                                            DATAPATH
47
48
49
50
            assign PCPrime = PCSrc ? Result : PCPlus4; // mux, use either default or newly
      computed value
            assign PCPlus4 = PC + 'd4;
assign PCPlus8 = PCPlus4 + 'd4;
                                                                       // default value to access next instruction
52
53
                                                                       // value read when reading from reg[15]
54
55
            // update the PC, at rst initialize to 0
            always_ff @(posedge clk) begin
if (rst) PC <= '0;
else PC <= PCPrime;
56
57
58
            end
59
60
            // determine the register addresses based on control signals
            // RegSrc[0] is set if doing a branch instruction
// RefSrc[1] is set when doing memory instructions
assign RA1 = RegSrc[0] ? 4'd15 : Instr[19:16];
61
62
63
            assign RA2 = RegSrc[1] ? Instr[15:12] : Instr[ 3: 0];
64
65
            // Takes the control signals from the control module, and combines them with the
66
```

```
// different input signals RA1, RA2, Instr[15:12], Result. It outputs the read data // signals: RD1, RD2 and writes in and saves data into its own memory if the // wr_en signal is enabled.
 67
 68
 69
           reg_file u_reg_file (
 70
                            (c1k),
 71
                .clk
                .wr_en (RegWrite
.write_data(Result),
                            (RegWrite).
 73
 74
                .write_addr(Instr[15:12]),
                .read_addr1(RA1),
.read_addr2(RA2),
 75
 76
 77
                .read_data1(RD1),
 78
                .read_data2(RD2)
 79
           );
 80
           // two muxes, put together into an always_comb for clarity
 81
 82
           // determines which set of instruction bits are used for the immediate
 83
           always_comb begin
                        (ImmSrc == 'b00) ExtImm = {{24{Instr[7]}},Instr[7:0]};
 84
               if
                                                                                                // 8 bit
      immediate - reg operations
    else if (ImmSrc == 'b01) ExtImm = {20'b0, Instr[11:0]};
 85
                                                                                                // 12 bit
       immediate - mem operations
 86
                                            ExtImm = \{\{6\{Instr[23]\}\}\}, Instr[23:0], 2'b00\}; // 24 bit
               else
       immediate - branch operation
 87
           end
 88
 89
           // WriteData and SrcA are direct outputs of the register file, wheras SrcB is chosen
       between reg file output and the immediate
 90
           assign WriteData = (RA2 == 'd15) ? PCPlus8 : RD2;
                                                                              // substitute the 15th
       regfile register for PC
                              = (RA1 == 'd15) ? PCPlus8 : RD1;
 91
                                                                              // substitute the 15th
           assign SrcA
       regfile register for PC
                                                ? ExtImm : WriteData;
 92
           assign SrcB
                              = ALUSrc
                                                                              // determine alu operand to
       be either from reg file or from immediate
 93
           // Forwards the outputs from the register files and the selection logic above,
 94
 95
           // to the ALU. The ALU computes a mathematical operation on the incoming values
           \dot{//} based on the inputs and outputs the result and the Flags that are triggered.
 96
 97
           alu u_alu (
 98
                             (SrcA),
                .a
 99
                .b
                             (SrcB),
100
                .ALUControl (ALUControl),
101
                .Result
                             (ALUResult),
102
                .ALUFlags
                             (ALUFlags)
103
           );
104
           // FlagsReg setting logic
// sets the flags if the FlagWrite control signal is enabled
always_ff @ (posedge_clk) begin
105
106
107
108
             if (FlagWrite) begin
109
                 FlagsReg <= ALUFlags;</pre>
110
             end
111
          end
112
113
           // determine the result to run back to PC or the register file based on whether we used
      a memory instruction
114
           assign Result = MemtoReg ? ReadData : ALUResult;  // determine whether final
      writeback result is from dmemory or alu
115
116
           /* The control conists of a large decoder, which evaluates the top bits of the
117
       instruction and produces the control bits
           ** which become the select bits and write enables of the system. The write enables
118
       (RegWrite, MemWrite and PCSrc) are
           ** especially important because they are representative of your processors current
119
       state.
120
121
122
                                                   CONTROL
123
124
125
           always_comb begin
126
               casez (Instr[31:20])
127
```

```
Date: April 20, 2023
                                                        arm.sv
                       // ADD (Imm or Reg)
12'b111000?01000 : begin // note that we use wildcard "?" in bit 25. That bit
  128
  129
         decides whether we use immediate or reg, but regardless we add
                                     = 0;
  130
                           PCSrc
  131
                           MemtoReg = 0;
  132
                           MemWrite = 0;
  133
                           ALUSrc = Instr[25]; // may use immediate
  134
                           RegWrite = 1;
                                    = 'b00;
= 'b00;
  135
                           RegSrc
  136
                           ImmSrc
                           ALUControl = 'b00;
  137
  138
                            FlagWrite = 0;
  139
                       end
  140
                       // SUB (Imm or Reg)
12'b111000?00100: begin // note that we use wildcard "?" in bit 25. That bit
  141
  142
         decides whether we use immediate or reg, but regardless we sub
  143
                           PCSrc
                                     = 0;
  144
                           MemtoReg = 0;
  145
                           MemWrite = 0;
  146
                           ALUSrc = Instr[25]; // may use immediate
  147
                           RegWrite = 1;
                                   = 'b00;
= 'b00;
  148
                           RegSrc
  149
                           ImmSrc
                           ALUControl = b01;
  150
                           FlagWrite = 0;
  151
  152
  153
                       154
  155
                                    = 0;
  156
                           PCSrc
  157
                           MemtoReg = 0;
                           MemWrite = 0;
  158
  159
                           ALUSrc
                           RegWrite = 1;
RegSrc = 'b00;
ImmSrc = 'b00;
  160
  161
                                                   // doesn't matter
  162
                           ALUControl = 'b10;
  163
  164
                           FlagWrite = 0;
  165
                       end
  166
  167
                       // ORR
                       12'b111000011000 : begin
  168
  169
                            PCSrc
                                    = 0;
                           MemtoReg = 0;
  170
  171
                           MemWrite = 0;
  172
                           ALUSrc = 0;
                           RegWrite = 1;
RegSrc = 'b00;
ImmSrc = 'b00;
  173
  174
  175
                                                   // doesn't matter
                           ALUControl = 'b11;
  176
  177
                           FlagWrite = 0;
  178
                       end
  179
                       // LDR
12'b111001011001 : begin
  180
  181
  182
                            PCSrc
  183
                           MemtoReg = 1;
  184
                           MemWrite = 0;
  185
                           ALUSrc
                           RegWrite = 1;

RegSrc = 'b10; // msb doesn

ImmSrc = 'b01;

ALUControl = 'b00; // do an add
  186
                                                   // msb doesn't matter
  187
  188
  189
  190
                            FlagWrite = 0;
  191
                       end
  192
                       // STR
12'b111001011000 : begin
  193
  194
  195
                                    = 0;
  196
                           MemtoReg = 0; // doesn't matter
  197
                           MemWrite = 1;
  198
                           ALUSrc
```

201 202

203

204

205

206 207

208

209

210

212

213 214 215

216 217

218

219 220 221

223

224

226

238

240

242

243

244

245 246 247

248

249 250

251

252 253

256

258 259

260

261

264 265 266

267 268

270

271

```
RegWrite = 0;
RegSrc = 'b10;
ImmSrc = 'b01;
ALUControl = 'b00;
                             // msb doesn't matter
                           // do an add
     FlagWrite = 0;
end
// B
12'b11101010???? : begin
             = 1;
     PCSrc
    MemtoReg = 0;
    MemWrite = 0;
     ALUSrc = 1:
     RegWrite = 0;
     RegSrc = 'b01;
ImmSrc = 'b10;
    ALUControl = b00; // do an add
     FlagWrite = 0;
end
// CMP
12'b111000?00101 : begin
            = 0;
   PCSrc
    MemtoReg = 0;
    MemWrite = 0;
     ALUSrc = Instr[25]; // may use immediate
     RegWrite = 1;
     RegSrc = 'b00;
ImmSrc = 'b00;
     ALUControl = b01;
     FlagWrite = 1;
end
// B EQ
12'b00001010???? : begin
PCSrc = FlagsReg[2];
    MemtoReg = 0;
    MemWrite = 0;
     ALUSrc = 1;
     RegWrite = 0;
     RegSrc = 'b01;
ImmSrc = 'b10;
     ALUControl = 'b00; // do an add
     FlagWrite = 0;
end
// B NE
12'b00011010???? : begin
     PCSrc = \sim FlagsReg[2];
    MemtoReg = 0;
    MemWrite = 0;
    ALUSrc = 1;
     RegWrite = 0;
    RegSrc = 'b01;
ImmSrc = 'b10;
     ALUControl = \frac{b00}{}; // do an add
     FlagWrite = 0;
end
// B GE
12'b10101010???? : begin
     PCSrc = ~ FlagsReg[3] | FlagsReg[2];
    MemtoReg = 0;
    MemWrite = 0;
     ALUSrc = 1;
    RegWrite = 0;
RegSrc = 'b01;
ImmSrc = 'b10;
     ALUControl = b00; // do an add
     FlagWrite = 0;
end
// B GT
```

```
12'b11001010???? : begin
273
                           PCSrc = \sim FlagsReg[3];
                           MemtoReg = 0;
274
                           MemWrite = 0;
275
276
277
                           ALUSrc = 1;
                           RegWrite = 0;
                           RegSrc = 'b01;
ImmSrc = 'b10;
ALUControl = 'b00; // do an add
278
279
280
281
                           FlagWrite = 0;
282
                      end
283
284
                      // B LE
12'b11011010????? : begin
285
                                    = FlagsReg[3] | FlagsReg[2];
286
                           PCSrc
                           MemtoReg = 0;
287
                           MemWrite = 0;
288
289
                           ALUSrc = 1;
                           RegWrite = 0;
RegSrc = 'b01;
ImmSrc = 'b10;
ALUControl = 'b00; // do an add
290
291
292
293
294
                           FlagWrite = 0;
295
                      end
296
                      // B LT
12'b10111010????]: begin
297
298
                           PCSrc = FlagsReg[3];
299
300
                           MemtoReg = 0;
301
                           MemWrite = 0;
302
                           ALUSrc = 1;
                           RegWrite = 0;
303
                           RegSrc = 'b01;

ImmSrc = 'b10;

ALUControl = 'b00; // do an add

FlagWrite = 0;
304
305
306
307
308
                      end
309
310
                   default: begin
                                    = <mark>0</mark>;
                           PCSrc
311
                           MemtoReg = 0; // doesn't matter
312
313
                           MemWrite = 0;
                           ALUSTC = 0;
314
                           RegWrite = 0;
315
                           RegSrc = 'b00;
ImmSrc = 'b00;
316
317
318
                           ALUControl = b00; // do an add
319
                           FlagWrite = 0;
320
                   end
321
                 endcase
322
            end
323
       endmodule
```

```
// Eugene Ngo
// 4/20/2023
// CSE 469
// Lab 1 Task 3
// A module to implement a fullAdder.
// This file was reused from a given file in EE 371
module fullAdder (a, b, carryIn, Result, carryOut);

input logic a, b, carryIn;
output logic Result, carryOut;

assign Result = a ^ b ^ carryIn;
assign carryOut = (a & b) | (carryIn & (a ^ b));
endmodule
```

```
// Eugene Ngo
      // 4/20/2023
 3
      // CSE 469
 4
      // Lab 1, Task 2
 5
 6
      // A module to implement a 32 bit, 16 register, reg_file.
// This module takes in data and stores it in flip flops.
// The data can then be read via two read inputs and outputs.
 7
 8
 9
      // The data can be written in via 1 write input and 1 write enable.
10
      11
12
13
14
                              output logic [31:0] read_data1, read_data2);
15
16
          // Stores all the values.
17
          logic [15:0][31:0] memory;
18
19
20
21
          // Main logic unit. Clocked flip flops.
          always_ff @ (posedge clk) begin
// if write enabled, write data
22
              if (wr_en) begin
23
24
25
26
27
28
29
31
33
33
33
35
                  memory[write_addr] <= write_data;</pre>
              end
          end
          // Read out data the instant the read_data signals are updated.
          always_comb begin
              read_data1 = memory[read_addr1];
              read_data2 = memory[read_addr2];
      endmodule
      // reg_file_testbench tests the behaviors of the reg_file by inputting
// expected testing values. This tests for cycle delays in writes,
// same-cycle reads, and 1 cycle delays for reads occuring after writes.
// The results are compared to expected values to determine if the
// functionality of the reg_file is correct.
36
37
38
39
40
41
42
      module reg_file_testbench();
   logic clk, wr_en;
43
          logic [31:0] write_data, read_data1, read_data2;
44
          logic [3:0] write_addr, read_addr1, read_addr2;
45
46
          // Calls on the reg_file module to test it.
47
          reg_file dut (.clk, .wr_en, .write_data, .write_addr, .read_addr1, .read_addr2, .
      read_data1, .read_data2);
48
49
50
51
52
53
54
55
56
57
          parameter clock_period = 10000;
          integer i;
          initial begin // Set up the clock
              c1k \ll 0;
              for (i=0; i<1000; i++) begin: clockCount
                  forever #(clock_period /2) clk <= ~clk;</pre>
58
59
          end
60
61
          initial begin
62
              $display("%t Behavior check", $time);
63
              64
65
66
                                                     @(posedge clk);
              write_data = 32'b0;
67
                                                     @(posedge clk);
              write_addr = 4'b0010;
68
                                                     @(posedge clk);
69
                                                     @(posedge clk);
70
71
              write_data = 32'b1;
                                                     @(posedge clk);
72
              write\_addr = 4'b0011;
                                                     @(posedge clk);
```

Project: ARM\_CPU

```
@(posedge clk);
73
74
75
77
77
78
88
88
88
88
88
89
99
99
93
                    // Testing functionality of
             // same cycle reads.
read_addr1 = 4'b0010;
read_addr2 = 4'b0011;
                                                  @(posedge clk);
                                                  @(posedge clk);
             @(posedge clk);
@(posedge clk);
                                                  @(posedge clk);
             // read_data1 should update to 1 now.
                                                  @(posedge clk);
@(posedge clk);
             write_data = 32'b0;
             write_addr = 4'b0011;
             read\_addr2 = 4'b0011;
                                                  @(posedge clk);
                                                  @(posedge clk);
             // read_data2 should update to 0 now.
94
         end
95
96
      endmodule
```

```
// Eugene Ngo
      // 4/7/2023
 3
      // CSE 469
 4
      // Lab 1 Task 2
      // reg_file__testbench tests all expected, unexpected, and edgecase behaviors
module reg_file_testbench();
  logic clk, wr_en;
  logic [31:0] write_data, read_data1, read_data2;
  logic [3:0] write_addr, read_addr1, read_addr2;
 7
 8
 9
10
11
          reg_file dut (.clk, .wr_en, .write_data, .write_addr, .read_addr1, .read_addr2, .
12
      read_data1, .read_data2);
13
14
          parameter clock_period = 10000;
15
16
          integer i;
17
18
19
          initial begin // Set up the clock
             clk <= 0;
             for (i=0; i<1000; i++) begin: clockCount
  forever #(clock_period /2) clk <= ~clk;</pre>
20
21
22
             end
end
          initial begin
             $display("%t Behavior check", $time);
                     // Testing functionality of
             @(posedge clk);
             write_data = 32'b0;
                                                  @(posedge clk);
             write_addr = 4'b0010;
                                                  @(posedge clk);
                                                  @(posedge clk);
             write_data = 32'b1;
                                                  @(posedge clk);
             write_addr = 4'b0011;
                                                  @(posedge clk);
                                                  @(posedge clk);
                     // Testing functionality of
             // same cycle reads.
read_addr1 = 4'b0010;
                                                  @(posedge clk);
             read_addr2 = 4'b0011;
                                                  @(posedge clk);
                     // Testing the functionality of
             // 1 cycle delayed reads
// after an updated write
write_addr = 4'b0010; @(
                                                  @(posedge clk);
             read\_addr1 = 4'b0010;
                                                  @(posedge clk);
                                                  @(posedge clk);
             // read_data1 should update to 1 now.
             write_data = 32'b0;
                                                  @(posedge clk);
             write_addr = 4'b00\dot{1}1;
                                                  @(posedge clk);
             read\_addr2 = 4'b0011;
                                                  @(posedge clk);
                                                  @(posedge clk);
             // read_data2 should update to 0 now.
58
59
60
61
62
          end
63
64
65
66
      endmodule
67
```

```
// Eugene Ngo
      // 4/20/2023
 3
      // CSE 469
 4
      // Lab 2, Task 1 and 2
      // A module to implement ALU logic for single bits.
// It takes in single bit values and adds, subtracts, performs OR or AND
// based on the ALUControl signals. The functions are all performed at once
      // and then the outputted value is selected.
// Combine single bit ALUs to make up large ALUs.
 9
10
11
      module singleALU (a, b, carryIn, ALUControl, Result, carryOut);
          input logic a, b, carryIn;
input logic [1:0] ALUControl;
12
13
14
          output logic Result, carryOut;
15
16
17
          logic [2:0] outputs;
18
19
20
21
          and andValue (outputs[1], b, a);
or orValue (outputs[2], b, a);
22
          // Selecting B (Addition = A+B+0, Subtraction = A+(\sim B)+1)
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
          /// logic subtractSelector = ALUControl[0];
          // MUX to select B (ALUControl[0] == 1 = select ~B)
          wire middlevalues[1:0];
          and selectB (middleValues[0], ~ALUControl[0], b);
          and selectNotB (middleValues[1], ALUControl[0], ~b);
          logic selectedB;
          or selectedBvalue (selectedB, middlevalues[0], middlevalues[1]);
          fullAdder fullAddedValue (.a(a), .b(selectedB), .carryIn(carryIn)
                                            .Result(outputs[0]), .carryOut(carryOut));
          // MUX to select between computed values (add, sub, and, or)
38
39
          always_comb begin
              case (ALUControl)
  2'b00: Result = outputs[0];
40
41
42
43
                  2'b01: Result = outputs[0];
                  2'b10: Result = outputs[1];
                  2'b11: Result = outputs[2];
44
                  default: Result = 1'bX;
45
              endcase // end case statements
46
          end // end comb block
47
48
      endmodule // End of module
```