```
// Eugene Ngo
      // 4/20/2023
 3
      // CSE 469
       // Lab 2, Task 1 and 2
 6
       /st arm is the spotlight of the show and contains the bulk of the datapath and control
      logic. This module is split into two parts, the datapath and control.
 7
 8
      // clk - system clock
// rst - system reset
 9
10
      // Instr - incoming 32 bit instruction from imem, contains opcode, condition, addresses and
11
      // ReadData - data read out of the dmem
// WriteData - data to be written to the dmem
12
13
14
      // MemWrite - write enable to allowed WriteData to overwrite an existing dmem word
15
      // PC - the current program count value, goes to imem to fetch instruciton
      // ALUResult - result of the ALU operation, sent as address to the dmem
16
17
18
      module arm (
19
            input
                     logic
                                       clk, rst,
           input logic [31:0] Instr,
input logic [31:0] ReadData,
output logic [31:0] WriteData,
output logic [31:0] PC, ALUResult,
output logic MemWrite
20
21
22
23
24
25
      );
26
27
            // datapath buses and signals
            logic [31:0] PCPrime, PCPlus4, PCPlus8; // pc signals logic [3:0] RA1, RA2; // regfile in logic [31:0] RD1, RD2; // raw regfile
28
                                                                  // regfile input addresses
// raw regfile outputs
29
30
            logic [3:0] ALUFlags;
logic [3:0] FlagsReg;
logic [31:0] ExtImm, SrcA, SrcB;
logic [31:0] Result;
31
                                                                  // alu combinational flag outputs
                                                                 // register for storing flag outputs
// immediate and alu inputs
// computed or fetched value to be written into
32
33
34
      regfile or pc
            // control signals
36
37
            logic PCSrc, MemtoReg, ALUSrc, RegWrite, FlagWrite;
38
            logic [1:0] RegSrc, ImmSrc, ALUControl;
39
40
      /* The datapath consists of a PC as well as a series of muxes to make decisions about which data words to pass forward and operate on. It is

** noticeably missing the register file and alu, which you will fill in using the
41
42
      modules made in lab 1. To correctly match up signals to the

** ports of the register file and alu take some time to study and understand the logic
43
      and flow of the datapath.
44
            //----
45
46
                                                           DATAPATH
47
48
49
50
            assign PCPrime = PCSrc ? Result : PCPlus4; // mux, use either default or newly
      computed value
            assign PCPlus4 = PC + 'd4;
assign PCPlus8 = PCPlus4 + 'd4;
                                                                       // default value to access next instruction
52
53
                                                                       // value read when reading from reg[15]
54
55
            // update the PC, at rst initialize to 0
            always_ff @(posedge clk) begin
if (rst) PC <= '0;
else PC <= PCPrime;
56
57
58
            end
59
60
            // determine the register addresses based on control signals
            // RegSrc[0] is set if doing a branch instruction
// RefSrc[1] is set when doing memory instructions
assign RA1 = RegSrc[0] ? 4'd15 : Instr[19:16];
61
62
63
            assign RA2 = RegSrc[1] ? Instr[15:12] : Instr[ 3: 0];
64
65
            // Takes the control signals from the control module, and combines them with the
66
```

```
// different input signals RA1, RA2, Instr[15:12], Result. It outputs the read data // signals: RD1, RD2 and writes in and saves data into its own memory if the // wr_en signal is enabled.
 67
 68
 69
           reg_file u_reg_file (
 70
                            (c1k),
 71
                .clk
                .wr_en (RegWrite
.write_data(Result),
                            (RegWrite).
 73
 74
                .write_addr(Instr[15:12]),
                .read_addr1(RA1),
.read_addr2(RA2),
 75
 76
 77
                .read_data1(RD1),
 78
                .read_data2(RD2)
 79
           );
 80
           // two muxes, put together into an always_comb for clarity
 81
 82
           // determines which set of instruction bits are used for the immediate
 83
           always_comb begin
                        (ImmSrc == 'b00) ExtImm = {{24{Instr[7]}},Instr[7:0]};
 84
               if
                                                                                                // 8 bit
      immediate - reg operations
    else if (ImmSrc == 'b01) ExtImm = {20'b0, Instr[11:0]};
 85
                                                                                                // 12 bit
       immediate - mem operations
 86
                                            ExtImm = \{\{6\{Instr[23]\}\}\}, Instr[23:0], 2'b00\}; // 24 bit
               else
       immediate - branch operation
 87
           end
 88
 89
           // WriteData and SrcA are direct outputs of the register file, wheras SrcB is chosen
       between reg file output and the immediate
 90
           assign WriteData = (RA2 == 'd15) ? PCPlus8 : RD2;
                                                                              // substitute the 15th
       regfile register for PC
                              = (RA1 == 'd15) ? PCPlus8 : RD1;
 91
                                                                              // substitute the 15th
           assign SrcA
       regfile register for PC
                                                ? ExtImm : WriteData;
 92
           assign SrcB
                              = ALUSrc
                                                                              // determine alu operand to
       be either from reg file or from immediate
 93
           // Forwards the outputs from the register files and the selection logic above,
 94
 95
           // to the ALU. The ALU computes a mathematical operation on the incoming values
           \dot{//} based on the inputs and outputs the result and the Flags that are triggered.
 96
 97
           alu u_alu (
 98
                             (SrcA),
                .a
 99
                .b
                             (SrcB),
100
                .ALUControl (ALUControl),
101
                .Result
                             (ALUResult),
102
                .ALUFlags
                             (ALUFlags)
103
           );
104
           // FlagsReg setting logic
// sets the flags if the FlagWrite control signal is enabled
always_ff @ (posedge_clk) begin
105
106
107
108
             if (FlagWrite) begin
109
                 FlagsReg <= ALUFlags;</pre>
110
             end
111
          end
112
113
           // determine the result to run back to PC or the register file based on whether we used
      a memory instruction
114
           assign Result = MemtoReg ? ReadData : ALUResult;  // determine whether final
      writeback result is from dmemory or alu
115
116
           /* The control conists of a large decoder, which evaluates the top bits of the
117
       instruction and produces the control bits
           ** which become the select bits and write enables of the system. The write enables
118
       (RegWrite, MemWrite and PCSrc) are
           ** especially important because they are representative of your processors current
119
       state.
120
121
122
                                                   CONTROL
123
124
125
           always_comb begin
126
               casez (Instr[31:20])
127
```

```
Date: April 20, 2023
                                                        arm.sv
                       // ADD (Imm or Reg)
12'b111000?01000 : begin // note that we use wildcard "?" in bit 25. That bit
  128
  129
         decides whether we use immediate or reg, but regardless we add
                                     = 0;
  130
                           PCSrc
  131
                           MemtoReg = 0;
  132
                           MemWrite = 0;
  133
                           ALUSrc = Instr[25]; // may use immediate
  134
                           RegWrite = 1;
                                    = 'b00;
= 'b00;
  135
                           RegSrc
  136
                           ImmSrc
                           ALUControl = 'b00;
  137
  138
                            FlagWrite = 0;
  139
                       end
  140
                       // SUB (Imm or Reg)
12'b111000?00100: begin // note that we use wildcard "?" in bit 25. That bit
  141
  142
         decides whether we use immediate or reg, but regardless we sub
  143
                           PCSrc
                                     = 0;
  144
                           MemtoReg = 0;
  145
                           MemWrite = 0;
  146
                           ALUSrc = Instr[25]; // may use immediate
  147
                           RegWrite = 1;
                                   = 'b00;
= 'b00;
  148
                           RegSrc
  149
                           ImmSrc
                           ALUControl = b01;
  150
                           FlagWrite = 0;
  151
  152
  153
                       154
  155
                                    = 0;
  156
                           PCSrc
  157
                           MemtoReg = 0;
                           MemWrite = 0;
  158
  159
                           ALUSrc
                           RegWrite = 1;
RegSrc = 'b00;
ImmSrc = 'b00;
  160
  161
                                                   // doesn't matter
  162
                           ALUControl = 'b10;
  163
  164
                           FlagWrite = 0;
  165
                       end
  166
  167
                       // ORR
                       12'b111000011000 : begin
  168
  169
                            PCSrc
                                    = 0;
                           MemtoReg = 0;
  170
  171
                           MemWrite = 0;
  172
                           ALUSrc = 0;
                           RegWrite = 1;
RegSrc = 'b00;
ImmSrc = 'b00;
  173
  174
  175
                                                   // doesn't matter
                           ALUControl = 'b11;
  176
  177
                           FlagWrite = 0;
  178
                       end
  179
                       // LDR
12'b111001011001 : begin
  180
  181
  182
                            PCSrc
  183
                           MemtoReg = 1;
  184
                           MemWrite = 0;
  185
                           ALUSrc
                           Regwrite = 1;

Regsrc = 'b10; // msb doesn

ImmSrc = 'b01;

ALUControl = 'b00; // do an add
  186
                                                   // msb doesn't matter
  187
  188
  189
  190
                            FlagWrite = 0;
  191
                       end
  192
                       // STR
12'b111001011000 : begin
  193
  194
  195
                                    = 0;
  196
                           MemtoReg = 0; // doesn't matter
  197
                           MemWrite = 1;
  198
                           ALUSrc
```

```
RegWrite = 0;
RegSrc = 'b10;
ImmSrc = 'b01;
ALUControl = 'b00;
199
200
                                                   // msb doesn't matter
201
202
                                                 // do an add
203
                          FlagWrite = 0;
204
                      end
205
                     // B
12'b11101010???? : begin
206
207
                                   = 1;
208
                          PCSrc
209
                          MemtoReg = 0;
                          MemWrite = 0;
210
                          ALUSrc = 1:
212
                          RegWrite = 0;
                          RegSrc = 'b01;
ImmSrc = 'b10;
213
214
215
                          ALUControl = b00; // do an add
                          FlagWrite = 0;
216
217
                      end
218
                      // CMP
12'b111000?00101 : begin
219
220
221
                                  = 0;
                         PCSrc
                          MemtoReg = 0;
223
                          MemWrite = 0;
224
                          ALUSrc = Instr[25]; // may use immediate
                          RegWrite = 1;
                          RegSrc = 'b00;
ImmSrc = 'b00;
226
                          ALUControl = b01;
                          FlagWrite = 1;
                      end
                     // B EQ
12'b00001010???? : begin
PCSrc = FlagsReg[2];
                          MemtoReg = 0;
                          MemWrite = 0;
                          ALUSrc = 1;
238
                          RegWrite = 0;
                          RegSrc = 'b01;
ImmSrc = 'b10;
240
                          ALUControl = 'b00; // do an add
242
                          FlagWrite = 0;
243
                      end
244
                      // B NE
12'b00011010???? : begin
245
246
247
                          PCSrc = \sim FlagsReg[2];
                          MemtoReg = 0;
248
                          MemWrite = 0;
249
250
                          ALUSrc = 1;
                          RegWrite = 0;
251
                          RegSrc = 'b01;
ImmSrc = 'b10;
252
253
                          ALUControl = \frac{b00}{}; // do an add
                          FlagWrite = 0;
256
                      end
                      // B GE
12'b10101010???? : begin
258
259
                          PCSrc = ~ FlagsReg[3] | FlagsReg[2];
260
                          MemtoReg = 0;
261
                          MemWrite = 0;
                          ALUSrc = 1;
                          RegWrite = 0;
RegSrc = 'b01;
ImmSrc = 'b10;
264
265
266
                          ALUControl = b00; // do an add
267
268
                           FlagWrite = 0;
                      end
270
                      // B GT
271
```

```
12'b11001010???? : begin
273
                           PCSrc = \sim FlagsReg[3];
                           MemtoReg = 0;
274
                           MemWrite = 0;
275
276
277
                           ALUSrc = 1;
                           RegWrite = 0;
                           RegSrc = 'b01;
ImmSrc = 'b10;
ALUControl = 'b00; // do an add
278
279
280
281
                           FlagWrite = 0;
282
                      end
283
284
                      // B LE
12'b11011010????? : begin
285
                                    = FlagsReg[3] | FlagsReg[2];
286
                           PCSrc
                           MemtoReg = 0;
287
                           MemWrite = 0;
288
289
                           ALUSrc = 1;
                           RegWrite = 0;
RegSrc = 'b01;
ImmSrc = 'b10;
ALUControl = 'b00; // do an add
290
291
292
293
294
                           FlagWrite = 0;
295
                      end
296
                      // B LT
12'b10111010????]: begin
297
298
                           PCSrc = FlagsReg[3];
299
300
                           MemtoReg = 0;
301
                           MemWrite = 0;
302
                           ALUSrc = 1;
                           RegWrite = 0;
303
                           RegSrc = 'b01;

ImmSrc = 'b10;

ALUControl = 'b00; // do an add

FlagWrite = 0;
304
305
306
307
308
                      end
309
310
                   default: begin
                                    = <mark>0</mark>;
                           PCSrc
311
                           MemtoReg = 0; // doesn't matter
312
313
                           MemWrite = 0;
                           ALUSTC = 0;
314
                           RegWrite = 0;
315
                           RegSrc = 'b00;
ImmSrc = 'b00;
316
317
318
                           ALUControl = b00; // do an add
319
                           FlagWrite = 0;
320
                   end
321
                 endcase
322
            end
323
       endmodule
```