

Procedure:

This lab contained 3 tasks. Task 1 was to refresh my digital design memory, task 2 was to design and simulate a register file, and task 3 was to design and simulate an ALU. Once the designs were implemented, they were simulated and tested in Modelsim to demonstrate their functionality.

Task #2:

The second task was to implement a register file, the rapid memory unit on a CPU. This was done by first utilizing the register file given in the lab pdf.

```
module reg_file_ex(input logic clk, wr_en,
                  input logic [31:0] write_data,
                  input logic [3:0] write_addr,
                  input logic [3:0] read_addr,
                  output logic [31:0] read_data);

    logic [15:0][31:0] memory;

    always_ff @(posedge clk) begin
        if (wr_en) begin
            memory[write_addr] <= write_data;
        end

        read_data <= memory[read_addr];
    end
endmodule
```

Figure 2: The base-level register file provided by the lab pdf

This register file implementation was for a 16x32 register file that was synchronous and had one read port and one write port. The task specified a register file to be made that was also 16x32 with one write port, but with two read ports and asynchronous. To achieve this, the given register file had one more read signal added and the always_ff block was changed to always_comb for reading from the file, but the always_ff block was retained for writing to the file since the specification demanded thus.




Figure 3: This is a block diagram for the overall register file taken from the lab specification

Task #3:

The third task was to implement an ALU unit from a CPU. This was done by first taking the specifications required by the lab and mapping them out to create a block diagram.




Figure 4: The overall block diagram for the ALU

A and B are fed into fulladders, and and or modules bit-by-bit. The outputs from each are then passed through to a 3x1 MUX and processed to output result. Outputs from the fullAdder are used to determine the carrier inputs in a feedback loop. The ALUControl signal is used as a mux

control signal and then the Result combined with the carrier inputs is used to determine the ALUFlags signal.

Following the block diagram, the circuit was implemented in Quartus using System Verilog. It was then tested in Modelsim by varying a,b, ALUControl, to see the change in Result and ALUFlags. Then a, b and ALUControl were varied using testvectors, see attached alu.tv screenshot in Appendix for details.

Test	ALUControl[1:0]	A	B	Y	ALUFlags
ADD 0+0	0	0000000 0	0000000 0	0000000 0	4
ADD 0+(-1)	0	0000000 0	FFFFFFF F	FFFFFFF F	8
ADD 1+(-1)	0	0000000 1	FFFFFFF F	0000000 0	6
ADD FF+1	0	000000F F	0000000 1		0
SUB 0-0	1	0000000 0	0000000 0	0000000 0	6
SUB 0-(-1)	1	0000000 0	FFFFFFF F	0000000 1	0
SUB 1-1	1	0000000 1	0000001	0000000	6
SUB 100-1	1	0000010 0	0000001	000000F	2
AND FFFFFFF, FFFFFFF	2	FFFFFFF F	FFFFFFF	FFFFFFF	10
AND FFFFFFF, 12345678	2	FFFFFFF F	1234567 8	1234567 8	2
AND 12345678, 87654321	2	1234567 8	87654321	02244220	0
AND 00000000, FFFFFFF	2	0000000 0	FFFFFFF	0000000	4
OR FFFFFFF, FFFFFFF	3	FFFFFFF F	FFFFFFF	FFFFFFF	10
OR 12345678, 87654321	3	1234567 8	87654321	97755779	9
OR 00000000, FFFFFFF	3	0000000 0	FFFFFFF	FFFFFFF	8
OR 00000000, 00000000	3	0000000 0	0000000	0000000	6

Figure 5: The values that were varied for the test vector used and the resulting values

I used this table to verify that all four ALU operations work as intended and filled in the missing values.

Results

Task #2: Register File

After implementing the register file in Quartus, I ran ModelSim to test it.




Figure 6: ModelSim waves for testing writes delays (1 cycle)




Figure 7: ModelSim waves for testing read delays (0 cycles)




Figure 8: ModelSim waves for testing read update delays after a write (1 cycle after the write)

The three functionalities that are being tested are given by the lab specification:

1. Write data is written into the register file the clock cycle **after** wr_en is asserted.
2. Read data is updated to the register data at an address the **same** cycle the address was provided. Do this for both read addresses and data outputs.
3. Read data is updated to write data at an address the cycle **after** the address was provided if the write address is the same and wr_en asserted. Do this for both read addresses and data outputs.

As seen in the waveforms above, data is written only 1 cycle after 'wr_en' is equal to 1. Read data pushes through in the very same cycle since it is done using combinational logic. Read data is updated 1 cycle after if a write is performed at the same address as the read.

Task #3: ALU

After implementing the ALU in Quartus, I ran ModelSim to test it.




Figure 9: Waveform generated by running a test vector through the ALU

As seen from the figure, Result is the output of performing the function defined by ALUControl and the ALUFlags are updated based on the carries within the ALU and the Result value.

Appendix

See the following list for the order:

Task 2: reg_file.sv

reg_file_testbench.sv

Task 3: alu.sv

alu_testbench.sv

singleALU.sv

fullAdder.sv

alu.tv

See the attached documents for the code:

```

1  // Eugene Ngo
2  // 4/7/2023
3  // CSE 469
4  // Lab 1 Task 2
5
6  // This is the top level module
7  // This register file is 16x32, has two read ports, one write port, and is asynchronous
8  // as specified
9  module reg_file (input logic clk, wr_en, input logic [31:0] write_data,
10                  input logic [3:0] write_addr,
11                  input logic [3:0] read_addr1, read_addr2,
12                  output logic [31:0] read_data1, read_data2);
13
14      logic [15:0][31:0] memory;
15
16      always_ff @ (posedge clk) begin
17          if (wr_en) begin
18              memory[write_addr] <= write_data;
19          end
20      end
21
22      always_comb begin
23          read_data1 = memory[read_addr1];
24          read_data2 = memory[read_addr2];
25      end
26
27  endmodule
28
29  // reg_file_testbench tests all expected, unexpected, and edgecase behaviors
30  module reg_file_testbench();
31      logic clk, wr_en;
32      logic [31:0] write_data, read_data1, read_data2;
33      logic [3:0] write_addr, read_addr1, read_addr2;
34
35      reg_file dut (.clk, .wr_en, .write_data, .write_addr, .read_addr1, .read_addr2, .
36                  read_data1, .read_data2);
37
38      parameter clock_period = 10000;
39
40      integer i;
41
42      initial begin // Set up the clock
43          clk <= 0;
44          for (i=0; i<1000; i++) begin: clockCount
45              forever #(clock_period/2) clk <= ~clk;
46          end
47      end
48
49      initial begin
50          $display("%t Behavior check", $time);
51
52          // Testing functionality of
53          // 1 cycle delay of writes.
54          wr_en = 1'b1;           @(posedge clk);
55          write_data = 32'b0;      @(posedge clk);
56          write_addr = 4'b0010;    @(posedge clk);
57                                  @(posedge clk);
58
59          write_data = 32'b1;      @(posedge clk);
60          write_addr = 4'b0011;    @(posedge clk);
61                                  @(posedge clk);
62
63          // Testing functionality of
64          // same cycle reads.
65          read_addr1 = 4'b0010;    @(posedge clk);
66          read_addr2 = 4'b0011;    @(posedge clk);
67
68          // Testing the functionality of
69          // 1 cycle delayed reads
70          // after an updated write
71          write_addr = 4'b0010;    @(posedge clk);
72          read_addr1 = 4'b0010;    @(posedge clk);
73                                  @(posedge clk);

```

```
73      // read_data1 should update to 1 now.
74
75      write_data = 32'b0;          @(posedge clk);
76      write_addr = 4'b0011;       @(posedge clk);
77
78      read_addr2 = 4'b0011;       @(posedge clk);
79                                  @(posedge clk);
80      // read_data2 should update to 0 now.
81
82
83
84
85      end
86
87
88
89
90      endmodule
91
```



```
1 // Eugene Ngo
2 // 4/7/2023
3 // CSE 469
4 // Lab 1 Task 2
5
6 // reg_file_testbench tests all expected, unexpected, and edgecase behaviors
7 module reg_file_testbench();
8     logic clk, wr_en;
9     logic [31:0] write_data, read_data1, read_data2;
10    logic [3:0] write_addr, read_addr1, read_addr2;
11
12    reg_file dut (.clk, .wr_en, .write_data, .write_addr, .read_addr1, .read_addr2, .
13    read_data1, .read_data2);
14
15    parameter clock_period = 10000;
16
17    integer i;
18
19    initial begin // Set up the clock
20        clk <= 0;
21        for (i=0; i<1000; i++) begin: clockCount
22            forever #(clock_period/2) clk <= ~clk;
23        end
24    end
25
26    initial begin
27        $display("%t Behavior check", $time);
28
29        // Testing functionality of
30        // 1 cycle delay of writes.
31        wr_en = 1'b1; @ (posedge clk);
32        write_data = 32'b0; @ (posedge clk);
33        write_addr = 4'b0010; @ (posedge clk);
34        @ (posedge clk);
35
36        write_data = 32'b1; @ (posedge clk);
37        write_addr = 4'b0011; @ (posedge clk);
38        @ (posedge clk);
39
40        // Testing functionality of
41        // same cycle reads.
42        read_addr1 = 4'b0010; @ (posedge clk);
43        read_addr2 = 4'b0011; @ (posedge clk);
44
45        // Testing the functionality of
46        // 1 cycle delayed reads
47        // after an updated write
48        write_addr = 4'b0010; @ (posedge clk);
49        read_addr1 = 4'b0010; @ (posedge clk);
50        @ (posedge clk);
51        // read_data1 should update to 1 now.
52
53        write_data = 32'b0; @ (posedge clk);
54        write_addr = 4'b0011; @ (posedge clk);
55
56        read_addr2 = 4'b0011; @ (posedge clk);
57        @ (posedge clk);
58        // read_data2 should update to 0 now.
59
60
61    end
62
63
64
65
66
67 endmodule
68
```

```

1  // Eugene Ngo
2  // 4/7/2023
3  // CSE 469
4  // Lab 1 Task 3
5
6  // This is the top level module
7  // alu is the module used to implement a 32 bit ARM-based ALU which
8  // contains the central logic for calling on submodules that make up the ALU.
9  module alu(input logic [31:0] a, b,
10             input logic [1:0] ALUControl,
11             output logic [31:0] Result,
12             output logic [3:0] ALUFlags);
13     // 00 = add
14     // 01 = subtract
15     // 10 = AND
16     // 11 = OR
17
18     logic [31:0] carries;
19
20     singleALU setCarries (.a(a[0]), .b(b[0]), .carryIn(ALUControl[0]),
21                          .ALUControl(ALUControl), .Result(Result[0]),
22                          .carryOut(carries[0]));
23
24     genvar i;
25     generate
26         for (i = 1; i < 32; i++) begin: ALUPipeline
27             singleALU results (.a(a[i]), .b(b[i]), .carryIn(carries[i - 1]),
28                              .ALUControl(ALUControl), .Result(Result[i]),
29                              .carryOut(carries[i]));
30         end // end loop
31     endgenerate // end generate
32
33     // Setting flags:
34     xor overFlowCheck (ALUFlags[0], carries[31], carries[30]);
35     assign ALUFlags[1] = carries[31];
36
37     // Inefficient and bad style. RTL would be better.
38     nor zeroChecker
39         (ALUFlags[2], Result[31], Result[30], Result[29], Result[28],
40          Result[27], Result[26], Result[25], Result[24], Result[23],
41          Result[22], Result[21], Result[20], Result[19], Result[18],
42          Result[17], Result[16], Result[15], Result[14], Result[13],
43          Result[12], Result[11], Result[10], Result[9], Result[8],
44          Result[7], Result[6], Result[5], Result[4], Result[3],
45          Result[2], Result[1], Result[0]);
46
47     assign ALUFlags[3] = Result[31];
48
49 endmodule
50
51 // alu_testbench tests all expected, unexpected, and edgecase behaviors
52 module alu_testbench();
53     logic [31:0] a,b;
54     logic [1:0] ALUControl;
55     logic [31:0] Result;
56     logic [3:0] ALUFlags;
57     logic clk;
58     logic [103:0] testvectors [1000:0];
59
60     alu dut (.a(a), .b(b), .ALUControl(ALUControl), .Result(Result),
61             .ALUFlags(ALUFlags));
62
63     parameter CLOCK_PERIOD = 100;
64
65     initial clk = 1;
66
67     always begin
68         #(CLOCK_PERIOD/2);
69         clk = ~clk;
70     end
71
72     initial begin
73         $readmemh("alu.tv", testvectors);

```

```
74
75     for (int i = 0; i < 20; i = i + 1) begin
76         {ALUControl, a, b, Result, ALUFlags} = testvectors[i];
77         @(posedge clk);
78     end // end loop
79 end // end initial
80 endmodule
81
```

```
1 // Eugene Ngo
2 // 4/7/2023
3 // CSE 469
4 // Lab 1 Task 3
5
6 // alu_testbench tests all expected, unexpected, and edgecase behaviors
7 module alu_testbench();
8     logic [31:0] a,b;
9     logic [1:0] ALUControl;
10    logic [31:0] Result;
11    logic [3:0] ALUFlags;
12    logic clk;
13    logic [103:0] testvectors [1000:0];
14
15    alu dut (.a(a), .b(b), .ALUControl(ALUControl), .Result(Result),
16            .ALUFlags(ALUFlags));
17
18    parameter CLOCK_PERIOD = 100;
19
20    initial clk = 1;
21
22    always begin
23        #(CLOCK_PERIOD/2);
24        clk = ~clk;
25    end
26
27    initial begin
28        $readmemh("alu.tv", testvectors);
29
30        for (int i = 0; i < 20; i = i + 1) begin
31            {ALUControl, a, b, Result, ALUFlags} = testvectors[i];
32            @(posedge clk);
33        end // end loop
34    end // end initial
35 endmodule
```

```
1 // Eugene Ngo
2 // 4/7/2023
3 // CSE 469
4 // Lab 1 Task 3
5
6 // singleALU implements ALU logic for single bits which can be combined to
7 // make up large ALUs.
8 module singleALU (a, b, carryIn, ALUControl, Result, carryOut);
9     input logic a, b, carryIn;
10    input logic [1:0] ALUControl;
11    output logic Result, carryOut;
12
13
14    logic [2:0] outputs;
15
16    and andValue (outputs[1], b, a);
17    or orValue (outputs[2], b, a);
18
19    // Selecting B (Addition = A+B+0, Subtraction = A+(~B)+1)
20    // logic subtractSelector = ALUControl[0];
21
22    // MUX to select B (ALUControl[0] == 1 = select ~B)
23    wire middleValues[1:0];
24    and selectB (middleValues[0], ~ALUControl[0], b);
25    and selectNotB (middleValues[1], ALUControl[0], ~b);
26
27    logic selectedB;
28    or selectedBValue (selectedB, middleValues[0], middleValues[1]);
29
30    fullAdder fullAddedValue (.a(a), .b(selectedB), .carryIn(carryIn),
31                             .Result(outputs[0]), .carryOut(carryOut));
32
33    // MUX to select between computed values (add, sub, and, or)
34
35    always_comb begin
36        case (ALUControl)
37            2'b00: Result = outputs[0];
38            2'b01: Result = outputs[0];
39            2'b10: Result = outputs[1];
40            2'b11: Result = outputs[2];
41            default: Result = 1'bx;
42        endcase // end case statements
43    end // end comb block
44    // End of module
45
46 endmodule
47
```

```
1  // Eugene Ngo
2  // 4/7/2023
3  // CSE 469
4  // Lab 1 Task 3
5
6  // A module to implement a fullAdder.
7  // This file was reused from a given file in EE 371
8  module fullAdder (a, b, carryIn, Result, carryOut);
9
10     input logic a, b, carryIn;
11     output logic Result, carryOut;
12
13     assign Result = a ^ b ^ carryIn;
14     assign carryOut = (a & b) | (carryIn & (a ^ b));
15
16 endmodule
```

```
1 0_00000000_00000000_00000000_4
2 0_00000000_FFFFFFFF_FFFFFFFF_8
3 0_00000001_FFFFFFFF_00000000_6
4 0_000000FF_00000001_00000100_0
5 1_00000000_00000000_00000000_6
6 1_00000000_FFFFFFFF_00000001_0
7 1_00000001_00000001_00000000_6
8 1_00000100_00000001_000000FF_2
9 2_FFFFFFFF_FFFFFFFF_FFFFFFFF_8
10 2_FFFFFFFF_12345678_12345678_2
11 2_12345678_87654321_02244220_0
12 2_00000000_FFFFFFFF_00000000_4
13 3_FFFFFFFF_FFFFFFFF_FFFFFFFF_8
14 3_12345678_87654321_97755779_9
15 3_00000000_FFFFFFFF_FFFFFFFF_8
16 3_00000000_00000000_00000000_6
```