```
1   // Eugene Ngo
2   // 4/20/2023
3   // CSE 469
4   // Lab 2, Task 1 and 2
5
6   /* testbench is a simulation module which simply instantiates the processor system and runs
    50 cycles
7   ** of instructions before terminating. At termination, specific register file values are
    checked to
8   ** verify the processors' ability to execute the implemented instructions.
9   */
10  module testbench();
11
12      // system signals
13      logic clk, rst;
14
15      // generate clock with 100ps clk period
16      initial begin
17          clk = 1;
18          forever #50 clk = ~clk;
19      end
20
21      // processor instantion. Within is the processor as well as imem and dmem
22      top cpu (.clk(clk), .rst(rst));
23
24      initial begin
25          // start with a basic reset
26          rst = 1; @(posedge clk);
27          rst <= 0; @(posedge clk);
28
29          // repeat for 50 cycles. Not all 50 are necessary, however a loop at the end of the
    program will keep anything weird from happening
30          repeat(50) @(posedge clk);
31
32          // basic checking to ensure the right final answer is achieved. These DO NOT prove
    your system works. A more careful look at your
33          // simulation and code will be made.
34
35          // task 1:
36          assert(cpu.processor.u_reg_file.memory[8] == 32'd11) $display("Task 1 Passed");
37          else                                                 $display("Task 1 Failed");
38
39          // task 2:
40          //assert(cpu.processor.u_reg_file.memory[8] == 32'd1)  $display("Task 2 Passed");
41          //else                                                 $display("Task 2 Failed");
42
43          $stop;
44      end
45
46  endmodule
```