

```

1  // Eugene Ngo
2  // 4/20/2023
3  // CSE 469
4  // Lab 1, Task 2
5
6  // A module to implement a 32 bit, 16 register, reg_file.
7  // This module takes in data and stores it in flip flops.
8  // The data can then be read via two read inputs and outputs.
9  // The data can be written in via 1 write input and 1 write enable.
10
11 module reg_file (input logic clk, wr_en, input logic [31:0] write_data,
12                 input logic [3:0] write_addr,
13                 input logic [3:0] read_addr1, read_addr2,
14                 output logic [31:0] read_data1, read_data2);
15
16     // Stores all the values.
17     logic [15:0][31:0] memory;
18
19     // Main logic unit. Clocked flip flops.
20     always_ff @ (posedge clk) begin
21         // if write enabled, write data
22         if (wr_en) begin
23             memory[write_addr] <= write_data;
24         end
25     end
26
27     // Read out data the instant the read_data signals are updated.
28     always_comb begin
29         read_data1 = memory[read_addr1];
30         read_data2 = memory[read_addr2];
31     end
32
33 endmodule
34
35 // reg_file_testbench tests the behaviors of the reg_file by inputting
36 // expected testing values. This tests for cycle delays in writes,
37 // same-cycle reads, and 1 cycle delays for reads occurring after writes.
38 // The results are compared to expected values to determine if the
39 // functionality of the reg_file is correct.
40
41 module reg_file_testbench();
42     logic clk, wr_en;
43     logic [31:0] write_data, read_data1, read_data2;
44     logic [3:0] write_addr, read_addr1, read_addr2;
45
46     // Calls on the reg_file module to test it.
47     reg_file dut (.clk, .wr_en, .write_data, .write_addr, .read_addr1, .read_addr2, .
48 read_data1, .read_data2);
49
50     parameter clock_period = 10000;
51
52     integer i;
53
54     initial begin // Set up the clock
55         clk <= 0;
56         for (i=0; i<1000; i++) begin: clockCount
57             forever #(clock_period/2) clk <= ~clk;
58         end
59     end
60
61     initial begin
62         $display("%t Behavior check", $time);
63
64         // Testing functionality of
65         // 1 cycle delay of writes.
66         wr_en = 1'b1; @ (posedge clk);
67         write_data = 32'b0; @ (posedge clk);
68         write_addr = 4'b0010; @ (posedge clk);
69         @ (posedge clk);
70
71         write_data = 32'b1; @ (posedge clk);
72         write_addr = 4'b0011; @ (posedge clk);

```

```
73                                     @(posedge clk);
74         // Testing functionality of
75         // same cycle reads.
76         read_addr1 = 4'b0010;         @(posedge clk);
77         read_addr2 = 4'b0011;         @(posedge clk);
78
79         // Testing the functionality of
80         // 1 cycle delayed reads
81         // after an updated write
82         write_addr = 4'b0010;         @(posedge clk);
83         read_addr1 = 4'b0010;         @(posedge clk);
84                                     @(posedge clk);
85         // read_data1 should update to 1 now.
86
87         write_data = 32'b0;           @(posedge clk);
88         write_addr = 4'b0011;         @(posedge clk);
89
90         read_addr2 = 4'b0011;         @(posedge clk);
91                                     @(posedge clk);
92         // read_data2 should update to 0 now.
93
94     end
95
96 endmodule
```