```
// Eugene Ngo
       // 5/3/23
       // EE 469
// Lab 3
 3
 4
 5
6
      // alu_testbench tests a variety of different inputs and ouputs
// pulled from the alu.tv file.
module alu_testbench();
  logic [31:0] a, b;
  logic [1:0] ALUControl;
  logic [31:0] Result;
  logic [3:0] ALUFlags;
  logic clk;
 7
 8
 9
10
11
12
13
           logic clk;
           logic [103:0] testvectors [1000:0];
14
15
16
17
           alu dut (.a,.b,.ALUControl,.Result,.ALUFlags);
18
19
20
21
22
           parameter CLOCK_PERIOD=100;
           initial clk = 1;
always begin
               #(CLOCK_PERIOD/2);
23
24
25
26
27
28
29
               clk \ll clk;
           end
           initial begin
               30
31
32
           end
33
       endmodule
```