```
// Eugene Ngo
            // 4/7/2023
  3
            // CSE 469
  4
            // Lab 1 Task 3
           8
  9
10
11
12
13
                    // 00 = add
14
                    // 01 = subtract
15
                    // 10 = AND
16
                    // 11 = OR
17
18
                    logic [31:0] carries;
19
20
21
                    singleALU setCarries (.a(a[0]), .b(b[0]), .carryIn(ALUControl[0]),
                                                                           .ALUControl(ALUControl), .Result(Result[0]),
22
                                                                           .carryOut(carries[0]));
23
24
25
26
27
                    genvar i;
                    generate
                           for (i = 1; i < 32; i++) begin: ALUPipeline
                                   singleALU results (.a(a[i]), .b(b[i]), .carryIn(carries[i - 1]),
28
29
                                                                                .ALUControl(ALUControl), .Result(Result[i]),
                                                                                .carryOut(carries[i]));
30
31
32
33
34
35
36
37
                           end // end loop
                    endgenerate // end generate
                    // Setting flags:
                    xor overFlowCheck (ALUFlags[0], carries[31], carries[30]);
                    assign ALUFlags[1] = carries[31];
                    // Inefficient and bad style. RTL would be better.
38
                    nor zeroChecker
                           (ALUFlags[2], Result[31], Result[30], Result[29], Result[28], Result[27], Result[26], Result[25], Result[24], Result[23], Result[22], Result[21], Result[20], Result[19], Result[18], Result[17], Result[16], Result[15], Result[14], Result[13], Result[17], Result[16], Resu
39
40
41
42
43
                             Result[12], Result[11], Result[10], Result[9], Result[8],
44
                             Result[7], Result[6], Result[5], Result[4], Result[3],
Result[2], Result[1], Result[0]);
45
46
47
                    assign ALUFlags[3] = Result[31];
48
49
50
51
52
53
54
55
56
57
            endmodule
            // alu_testbench tests all expected, unexpected, and edgecase behaviors
            module alu_testbench();
  logic [31:0] a,b;
  logic [1:0] ALUControl;
  logic [31:0] Result;
                    logic [3:0] ALUFlags;
                    logic clk;
58
                    logic [103:0] testvectors [1000:0];
59
                    alu dut (.a(a), .b(b), .ALUControl(ALUControl), .Result(Result),
60
61
                                           .ALUFlags(ALUFlags));
62
63
                    parameter CLOCK_PERIOD = 100;
64
65
                    initial clk = 1;
66
67
                    always begin
68
                                  #(CLOCK_PERIOD/2);
69
                                  c1k = \sim c1k;
70
                    end
71
72
                    initial begin
                           $readmemh("alu.tv", testvectors);
73
```