```
// Eugene Ngo
      // 4/20/2023
 3
      // CSE 469
 4
      // Lab 2, Task 1 and 2
 6
       /* top is a structurally made toplevel module. It consists of 3 instantiations, as well as
      the signals that link them.
      ** It is almost totally self-contained, with no outputs and two system inputs: clk and rst.
 7
      clk represents the clock
      ** the system runs on, with one instruction being read and executed every cycle. rst is the system reset and should
 8
      ** be run for at least a cycle when simulating the system.
10
11
12
      // clk - system clock
13
      // rst - system reset. Technically unnecessary
14
      module top(
15
           input logic clk, rst
16
17
      );
           // processor io signals
logic [31:0] Instr;
logic [31:0] ReadData;
logic [31:0] WriteData;
logic [31:0] PC, ALURESUlt;
18
19
20
21
22
23
24
25
26
27
            logic
                            MemWrite:
           // our single cycle arm processor
           arm processor (
                 .clk
                                 (clk
28
29
                 .rst
                                 (rst
                                 (Instr
                 .Instr
30
31
32
33
34
                 .ReadData
                                 (ReadData
                                 (WriteData
                 .WriteData
                                 (PC
                 .ALUResult
                                 (ALUResult
                 .MemWrite
                                 (MemWrite
35
           );
36
37
            // instruction memory
38
           // contained machine code instructions which instruct processor on which operations to
      make
39
            // effectively a rom because our processor cannot write to it
40
41
            imem imemory
                 .addr
                            (PC
                 .instr (Instr )
42
43
44
45
46
           );
           // data memory
// containes data accessible by the processor through ldr and str commands
47
           dmem dmemory
48
                 .clk
                             (c1k
49
                 .wr_en
                             (MemWrite
50
51
52
53
54
55
                 .addr
                             (ALUResult),
                 .wr_data (WriteData ),
                 .rd_data (ReadData
           );
56
      endmodule
57
58
59
      // testbench tests the behaviors of the ALU by running through an instance of the
      // top module. The top module instantiates the imeme module which calls on // the memfile.dat and memfile2.dat files that send in the instruction inputs // for the testbench module to use. The results are compared to actual expected // values to determine if the functionality of the overall CPU is correct.
60
63
64
      module testbench();
65
66
            // system signals
67
           logic clk, rst;
68
           // generate clock with 100ps clk period
69
```

```
initial begin
 71
               clk = ^{\dagger}1;
 72
73
74
75
76
77
               forever #50 clk = ~clk;
          // processor instantion. Within is the processor as well as imem and dmem
          top cpu (.clk(clk), .rst(rst));
 78
79
           initial begin
               // start with a basic reset
 80
               rst = 1; @(posedge clk);
 81
               rst <= 0; @(posedge clk);
 82
 83
               // repeat for 50 cycles. Not all 50 are necessary, however a loop at the end of the
      program will keep anything weird from happening
 84
               repeat(50) @(posedge clk);
 85
      // basic checking to ensure the right final answer is achieved. These DO NOT prove
your system works. A more careful look at your
// simulation and code will be made.
 86
 87
 88
 89
               // task 1:
      //
                 90
 91
92
 93
94
               // task 2:
                                                                       $display("Task 2 Passed");
               assert(cpu.processor.u_req_file.memory[8] == 32'd1)
 95
                                                                       $display("Task 2 Failed");
 96
 97
               $stop;
 98
          end
 99
100
      endmodule
```