```
// Eugene Ngo
      // 4/20/2023
 3
      // CSE 469
 4
      // Lab 2, Task 1 and 2
 6
      /* dmem is a more traditional, albeit very uninteresting, random access 64 word x 32 bit
      per word memory.
 7
      ** This module is also written in RTL, and likely strongly resembles your own register file
      except for a
 8
      ** few minor differences. The first is that there is only a single read port, compared to
      the register
      ** file's two read ports. The other difference is that the dmem is also byte aligned, and
 9
      therefore
10
      ** discards the bottom two bits of the address when doing a read or write.
11
12
13
      // clk - system clock, same as the processor
      // wr_en - write enable, allows the wr_data to overwrite the 32 bit word stored in
14
      memory[addr]
      // addr - the location to which you intend to read or write from
// wr_data - the 32 bit data word which you intend to write into memory
// rd_data - the data currently stored at memory[addr]
15
16
17
18
      module dmem (
19
           input
                   logic
                                   clk, wr_en,
          input logic [31:0] addr, input logic [31:0] wr_data, output logic [31:0] rd_data
20
21
22
23
24
25
      );
           logic [31:0] memory [63:0];
26
27
28
29
30
           // asyncrhnous read
           assign rd_data = memory[addr[31:2]]; // word aligned, drop bottom 2 bits
           // syncrhonous gated write
           always_ff @(posedge clk) begin
   if (wr_en) memory[addr[31:2]] <= wr_data; // word aligned, drop bottom 2 bits</pre>
31
33
           end
34
35
      endmodule
```