

```

1  // Eugene Ngo
2  // 5/3/23
3  // EE 469
4  // Lab 3
5
6  // reg file is a 16x32 register file that has 1
7  // write port and 2 asynchronous read ports.
8  // When wr_en is true, we write the write data into the
9  // write address.
10 module reg_file(
11     input logic clk, wr_en,
12     input logic [31:0] write_data,
13     input logic [3:0] write_addr,
14     input logic [3:0] read_addr1, read_addr2,
15     output logic [31:0] read_data1, read_data2);
16
17     logic [15:0][31:0] memory;
18
19     always_ff @(posedge clk) begin
20         if (wr_en) begin
21             memory[write_addr] <= write_data;
22         end
23
24
25     end
26     assign read_data1 = memory[read_addr1];
27     assign read_data2 = memory[read_addr2];
28 endmodule
29
30
31 // reg_file_testbench is a testing fiel for reg_file
32 // that tests that write data is written
33 // into register file a cycle after wr_en is true,
34 // checks if read data updates the register data
35 // the same cycle as the address asserted,
36 // and checks if read data is updated to write data
37 // the cycle after address is provided if
38 // write address is the same and wr_en is true
39 module reg_file_testbench();
40     logic CLOCK_50;
41     logic clk;
42     logic wr_en;
43     logic [31:0] write_data;
44     logic [3:0] write_addr;
45     logic [3:0] read_addr1, read_addr2;
46     logic [31:0] read_data1, read_data2;
47     assign CLOCK_50 = clk;
48
49     reg_file dut (.clk, .wr_en, .write_data, .write_addr, .read_addr1, . read_addr2, .
50 read_data1, .read_data2);
51     parameter CLOCK_PERIOD=100;
52     initial begin
53         clk <= 0;
54         forever #(CLOCK_PERIOD/2) clk <= ~clk;
55     end
56
57     initial begin
58         wr_en <= 0; write_data = 5; write_addr = 3; read_addr1 = 2; read_addr2 = 3; @(posedge
59 clk);
60         wr_en <= 1; repeat(1) @(posedge clk);
61         write_data = 10; write_addr = 4; @(posedge clk);
62         write_data = 11; write_addr = 5; @(posedge clk);
63         read_addr1 = 4; @(posedge clk);
64         read_addr2 = 5; @(posedge clk);
65         write_data = 12; write_addr = 4; @(posedge clk);
66         write_data = 13; write_addr = 5; @(posedge clk);
67     end
68 endmodule

```