

```
1 // Eugene Ngo
2 // 4/20/2023
3 // CSE 469
4 // Lab 2, Task 1 and 2
5
6 /* dmem is a more traditional, albeit very uninteresting, random access 64 word x 32 bit
7 per word memory.
8 ** This module is also written in RTL, and likely strongly resembles your own register file
9 except for a
10 ** few minor differences. The first is that there is only a single read port, compared to
11 the register
12 ** file's two read ports. The other difference is that the dmem is also byte aligned, and
13 therefore
14 ** discards the bottom two bits of the address when doing a read or write.
15 */
16
17 // clk - system clock, same as the processor
18 // wr_en - write enable, allows the wr_data to overwrite the 32 bit word stored in
19 memory[addr]
20 // addr - the location to which you intend to read or write from
21 // wr_data - the 32 bit data word which you intend to write into memory
22 // rd_data - the data currently stored at memory[addr]
23 module dmem (
24     input logic clk, wr_en,
25     input logic [31:0] addr,
26     input logic [31:0] wr_data,
27     output logic [31:0] rd_data
28 );
29
30     logic [31:0] memory [63:0];
31
32     // asynchrnous read
33     assign rd_data = memory[addr[31:2]]; // word aligned, drop bottom 2 bits
34
35     // synchrononous gated write
36     always_ff @(posedge clk) begin
37         if (wr_en) memory[addr[31:2]] <= wr_data; // word aligned, drop bottom 2 bits
38     end
39 endmodule
```