```
// Eugene Ngo
      // 4/7/2023
 3
      // CSE 469
 4
      // Lab 1 Task 3
      // singleALU implements ALU logic for single bits which can be combined to // make up large ALUs.
 7
      module singleALU (a, b, carryIn, ALUControl, Result, carryOut);
  input logic a, b, carryIn;
  input logic [1:0] ALUControl;
 8
 9
10
11
          output logic Result, carryOut;
12
13
14
          logic [2:0] outputs;
15
16
17
          and andValue (outputs[1], b, a);
or orValue (outputs[2], b, a);
18
19
20
21
22
          // Selecting B (Addition = A+B+0, Subtraction = A+(~B)+1)
// logic subtractSelector = ALUControl[0];
          // MUX to select B (ALUControl[0] == 1 = select ~B)
23
24
25
26
27
28
29
30
31
32
33
34
35
37
          wire middlevalues[1:0];
          and selectB (middleValues[0], ~ALUControl[0], b);
and selectNotB (middleValues[1], ALUControl[0], ~b);
          logic selectedB;
          or selectedBvalue (selectedB, middlevalues[0], middlevalues[1]);
          fullAdder fullAddedValue (.a(a), .b(selectedB), .carryIn(carryIn)
                                              .Result(outputs[0]), .carryOut(carryOut));
          // MUX to select between computed values (add, sub, and, or)
          always_comb begin
              case (ALUControl)
  2'b00: Result = outputs[0];
                   2'b01: Result = outputs[0];
2'b10: Result = outputs[1];
38
39
40
41
42
                   2'b11: Result_= outputs[2];
                  default: Result = 1'bX;
              endcase // end case statements
43
          end // end comb block
44
          // End of module
45
46
      endmodule
47
```

Page 1 of 1