```
// Eugene Ngo
      // 5/3/23
      // EE 469
 3
 4
      // Lab 3
 5
 6
      // reg file is a 16x32 register file that has 1
// write port and 2 asynchronous read ports.
 7
        When wr_en is true, we write the write data into the
 8
 9
      // write address.
10
      module reg_file(
                  logic
11
          input
                                  clk, wr_en,
                  logic [31:0] write_data,
12
          input
13
                  logic [3:0]
                                  write_addr,
          input
14
          input logic [3:0]
                                  read_addr1, read_addr2,
15
          output logic [31:0] read_data1, read_data2);
16
17
        logic [15:0][31:0] memory;
18
19
20
21
        always_ff @(posedge clk) begin
           if (wr_en) begin
             memory[write_addr] <= write_data;</pre>
22
23
24
25
        end
26
27
        assign read_data1 = memory[read_addr1];
        assign read_data2 = memory[read_addr2];
28
      endmodule
29
30
31
      // reg_file_testbench is a testing fiel for reg_file
32
      // that tests that write data is written
33
      // into register file a cycle after wr_en is true,
34
35
      // checks if read data updates the register data
      // the same cycle as the address asserted,
// and checks if read data is updated to write data
// the cycle after address is provided if
36
37
38
      // write address is the same and wr_en is true
39
      module reg_file_testbench();
40
          logic CLOCK_50;
41
          logic clk;
42
          logic wr_en;
43
          logic [31:0] write_data;
          logic [3:0] write_addr;
logic [3:0] read_addr1, read_addr2;
44
45
          logic [31:0] read_data1, read_data2;
46
47
          assign CLOCK_50 = c1k;
48
      reg_file dut (.clk, .wr_en, .write_data, .write_addr, .read_addr1, .read_addr2, .
read_data1, .read_data2);
49
50
          parameter CLOCK_PERIOD=100;
51
          .
initial begin
52
53
54
55
56
             clk <= 0:
             forever #(CLOCK_PERIOD/2) clk <= ~clk;</pre>
57
          initial begin
58
             wr_en <= 0; write_data = 5; write_addr = 3; read_addr1 = 2; read_addr2 = 3; @(posedge)</pre>
      c1k):
59
             wr_en <= 1; repeat(1) @(posedge clk);</pre>
60
             write_data = 10; write_addr = 4;@(posedge clk);
61
             write_data = 11; write_addr = 5;@(posedge clk);
             read_addr1 = 4; @(posedge clk);
read_addr2 = 5; @(posedge clk);
write_data = 12; write_addr = 4; @(posedge clk);
write_data = 13; write_addr = 5; @(posedge clk);
62
63
64
65
66
67
          end
68
      endmodule
```