```
// Eugene Ngo
       // 5/3/23
       // EE 469
 3
       // Lab 3
 4
      // alu is a module capable of adding, subtracting, anding and oring
// depending on what the control input says,
// and reports any flags that may appear
 8
      timescale 1ns/10ps
module alu(input ]
 9
                      input logic [31:0] a, b, input logic [1:0] ALUControl, output logic [31:0] Result,
10
11
12
13
                      output logic [3:0] ALUFlags);
           logic [31:0] ADD, AND, OR, c0, b1;
14
15
           assign AND = a \& b;
16
           assign OR = a \mid b;
17
           // converts to negative if we are subtracting
18
           always_comb begin
19
20
               if (ALUControl[0] == 0) begin
21
                   b1 <= b;
22
               end else begin
23
                   b1 <= ~b;
24
               end
25
           end
26
27
           // Adder for all bits
28
           // does our subtraction or addition for every bit in
29
30
           fullAdder firstbit (.A(a[0]),.B(b1[0]),.cin(ALUControl[0]),.sum(ADD[0]),.cout(c0[0]));
31
           genvar i;
32
           generate
               for (i = 1; i < 32; i++) begin : gen
33
34
35
                   fullAdder otherbits(.A(a[i]),.B(b1[i]),.cin(c0[i-1]),.sum(ADD[i]),.cout(c0[i]));
36
           endgenerate
37
38
           // determines output based on our ALUControl
39
           always_comb begin
40
               if (ALUControl == 2'b11) begin
41
                   Result <= OR;
42
               end else if (ALUControl == 2'b10) begin
43
                   Result <= AND;</pre>
44
               end else begin
45
                   Result <= ADD;
46
               end
47
           end
48
          // Sets all our flags for our computation
assign ALUFlags[3] = Result[31];
assign ALUFlags[2] = (Result == 0);
assign ALUFlags[1] = c0[31] & !ALUControl[1];
49
50
51
52
           assign ALUFlags \begin{bmatrix} 0 \end{bmatrix} = !(\bar{a} \begin{bmatrix} 31 \end{bmatrix} \land b \begin{bmatrix} 31 \end{bmatrix} \land ALUControl \begin{bmatrix} 0 \end{bmatrix}) \& (a \begin{bmatrix} 31 \end{bmatrix} \land ADD \begin{bmatrix} 31 \end{bmatrix}) \& !ALUControl \begin{bmatrix} 1 \end{bmatrix}
53
       ];
       endmodule
55
56
       // alu_testbench tests a variety of different inputs and ouputs
57
       // pulled from the alu.tv file.
58
      module alu_testbench();
           logic [31:0] a, b;
logic [1:0] ALUControl;
logic [31:0] Result;
59
60
61
           logic [3:0] ALUFlags;
62
63
           logic clk;
           logic [103:0] testvectors [1000:0];
64
65
66
           alu dut (.a,.b,.ALUControl,.Result,.ALUFlags);
67
68
           parameter CLOCK_PERIOD=100;
69
70
           initial clk = 1;
71
           always begin
72
               #(CLOCK_PERIOD/2);
```