

```
1 // Eugene Ngo
2 // 5/3/23
3 // EE 469
4 // Lab 3
5
6 /* testbench is a simulation module which simply instantiates the processor system and runs
7 50 cycles
8 ** of instructions before terminating. At termination, specific register file values are
9 checked to
10 ** verify the processors' ability to execute the implemented instructions.
11 */
12 `timescale 1ns/10ps
13 module testbench();
14     // system signals
15     logic clk, rst;
16
17     // generate clock with 100ps clk period
18     initial begin
19         clk = '1;
20         forever #50 clk = ~clk;
21     end
22
23     // processor instantiation. within is the processor as well as imem and dmem
24     top cpu (.clk(clk), .rst(rst));
25
26     initial begin
27         // start with a basic reset
28         rst = 1; @(posedge clk);
29         rst <= 0; @(posedge clk);
30
31         // repeat for 50 cycles. Not all 50 are necessary, however a loop at the end of the
32         program will keep anything weird from happening
33         repeat(50) @(posedge clk);
34
35         // basic checking to ensure the right final answer is achieved. These DO NOT prove
36         your system works. A more careful look at your
37         // simulation and code will be made.
38
39         // task 1:
40         assert(cpu.processor.u_reg_file.memory[8] == 32'd11) $display("Task 1 Passed");
41         else $display("Task 1 Failed");
42
43         // task 2:
44         //assert(cpu.processor.u_reg_file.memory[8] == 32'd1) $display("Task 2 Passed");
45         //else $display("Task 2 Failed");
46
47         $stop;
48     end
49 endmodule
```