```
// Eugene Ngo
      // 4/20/2023
 3
     // CSE 469
      // Lab 2, Task 1 and 2
 6
      /* testbench is a simulation module which simply instantiates the processor system and runs
      ** of instructions before terminating. At termination, specific register file values are
 7
      checked to
 8
      ** verify the processors' ability to execute the implemented instructions.
 9
10
     module testbench();
11
          // system signals
12
          <mark>logić</mark> clk, rst;
13
14
          // generate clock with 100ps clk period
15
16
          initial begin
17
              c1k =
18
              forever #50 clk = ~clk;
<u>1</u>9
          end
20
21
22
23
24
25
26
27
          // processor instantion. Within is the processor as well as imem and dmem
          top cpu (.clk(clk), .rst(rst));
          initial begin
              // start with a basic reset
              rst = 1; @(posedge clk);
              rst <= 0; @(posedge clk);</pre>
28
     // repeat for 50 cycles. Not all 50 are necessary, however a loop at the end of the program will keep anything weird from happening
29
30
              repeat(50) @(posedge clk);
31
     // basic checking to ensure the right final answer is achieved. These DO NOT prove
your system works. A more careful look at your
// simulation and code will be made.
32
33
34
35
              // task 1:
36
37
38
39
              // task 2:
40
41
                                                                              $display("Task 2 Passed");
$display("Task 2 Failed");
              //assert(cpu.processor.u_reg_file.memory[8] == 32'd1)
              //else
42
43
              $stop;
44
          end
```

45 46

endmodule