

```
1 // Eugene Ngo
2 // 4/7/2023
3 // CSE 469
4 // Lab 1 Task 2
5
6 // reg_file_testbench tests all expected, unexpected, and edgecase behaviors
7 module reg_file_testbench();
8     logic clk, wr_en;
9     logic [31:0] write_data, read_data1, read_data2;
10    logic [3:0] write_addr, read_addr1, read_addr2;
11
12    reg_file dut (.clk, .wr_en, .write_data, .write_addr, .read_addr1, .read_addr2, .
13    read_data1, .read_data2);
14
15    parameter clock_period = 10000;
16
17    integer i;
18
19    initial begin // Set up the clock
20        clk <= 0;
21        for (i=0; i<1000; i++) begin: clockCount
22            forever #(clock_period/2) clk <= ~clk;
23        end
24    end
25
26    initial begin
27        $display("%t Behavior check", $time);
28
29        // Testing functionality of
30        // 1 cycle delay of writes.
31        wr_en = 1'b1; @ (posedge clk);
32        write_data = 32'b0; @ (posedge clk);
33        write_addr = 4'b0010; @ (posedge clk);
34        @ (posedge clk);
35
36        write_data = 32'b1; @ (posedge clk);
37        write_addr = 4'b0011; @ (posedge clk);
38        @ (posedge clk);
39
40        // Testing functionality of
41        // same cycle reads.
42        read_addr1 = 4'b0010; @ (posedge clk);
43        read_addr2 = 4'b0011; @ (posedge clk);
44
45        // Testing the functionality of
46        // 1 cycle delayed reads
47        // after an updated write
48        write_addr = 4'b0010; @ (posedge clk);
49        read_addr1 = 4'b0010; @ (posedge clk);
50        @ (posedge clk);
51        // read_data1 should update to 1 now.
52
53        write_data = 32'b0; @ (posedge clk);
54        write_addr = 4'b0011; @ (posedge clk);
55
56        read_addr2 = 4'b0011; @ (posedge clk);
57        @ (posedge clk);
58        // read_data2 should update to 0 now.
59
60
61    end
62
63
64
65
66
67 endmodule
68
```