```
// Eugene Ngo
     // 5/3/23
     // EE 469
 3
 4
     // Lab 3
 6
     /* testbench is a simulation module which simply instantiates the processor system and runs
     ** of instructions before terminating. At termination, specific register file values are
7
     checked to
 8
     ** verify the processors' ability to execute the implemented instructions.
 9
     `timescale 1ns/10ps
10
11
     module testbench();
12
13
         // system signals
14
         logic clk, rst;
15
         // generate clock with 100ps clk period
16
17
18
         initial begin
             c1k =
<u>1</u>9
             forever #50 clk = \simclk;
20
         end
21
22
23
24
25
26
27
28
29
30
         // processor instantion. Within is the processor as well as imem and dmem
         top cpu (.clk(clk), .rst(rst));
         initial begin
             // start with a basic reset
             rst = 1; @(posedge clk);
             rst <= 0; @(posedge clk);
             // repeat for 50 cycles. Not all 50 are necessary, however a loop at the end of the
     program will keep anything weird from happening
31
             repeat(50) @(posedge clk);
32
33
             // basic checking to ensure the right final answer is achieved. These DO NOT prove
     your system works. A more careful look at your
             // simulation and code will be made.
34
35
36
37
38
39
             // task 1:
             40
41
42
43
             // task 2:
                                                                      $display("Task 2 Passed");
$display("Task 2 Failed");
             //assert(cpu.processor.u_reg_file.memory[8] == 32'd1)
             //else
44
             $stop;
45
         end
46
```

47

endmodule