```
// Eugene Ngo
      // 4/20/2023
 3
      // CSE 469
 4
      // Lab 2, Task 1 and 2
      // A module to implement ALU logic for single bits.
// It takes in single bit values and adds, subtracts, performs OR or AND
// based on the ALUControl signals. The functions are all performed at once
      // and then the outputted value is selected.
// Combine single bit ALUs to make up large ALUs.
 9
10
11
      module singleALU (a, b, carryIn, ALUControl, Result, carryOut);
          input logic a, b, carryIn;
input logic [1:0] ALUControl;
12
13
14
          output logic Result, carryOut;
15
16
17
          logic [2:0] outputs;
18
19
20
21
          and andValue (outputs[1], b, a);
or orValue (outputs[2], b, a);
22
          // Selecting B (Addition = A+B+0, Subtraction = A+(\sim B)+1)
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
          /// logic subtractSelector = ALUControl[0];
          // MUX to select B (ALUControl[0] == 1 = select ~B)
          wire middlevalues[1:0];
          and selectB (middleValues[0], ~ALUControl[0], b);
          and selectNotB (middleValues[1], ALUControl[0], ~b);
          logic selectedB;
          or selectedBvalue (selectedB, middlevalues[0], middlevalues[1]);
          fullAdder fullAddedValue (.a(a), .b(selectedB), .carryIn(carryIn)
                                            .Result(outputs[0]), .carryOut(carryOut));
          // MUX to select between computed values (add, sub, and, or)
38
39
          always_comb begin
              case (ALUControl)
  2'b00: Result = outputs[0];
40
41
42
43
                  2'b01: Result = outputs[0];
                  2'b10: Result = outputs[1];
                  2'b11: Result = outputs[2];
44
                  default: Result = 1'bX;
45
              endcase // end case statements
          end // end comb block
46
47
48
      endmodule // End of module
```