```
// Eugene Ngo
      // 4/20/2023
 3
      // CSE 469
 4
      // Lab 1, Task 3
      // A module to implement a 32 bit ARM-based ALU.
// This contains the central logic for calling on submodules
 7
 8
      // that make up the ALU.
 9
      module alu(input logic [31:0] a, b, input logic [1:0] ALUControl, output logic [31:0] Result,
10
11
12
13
                      output logic [3:0] ALUFlags);
14
           // 00 = add
15
           // 01 = subtract
           // 10 = AND
// 11 = OR
16
17
18
19
20
21
22
           logic [31:0] carries;
           // This initial call to the singleALU is to set the carry input for the
// genvar statements.
23
24
25
26
27
           singleALU setCarries (.a(a[0]), .b(b[0]), .carryIn(ALUControl[0]),
                                          .ALUControl(ALUControl), .Result(Result[0]),
                                          .carryOut(carries[0]));
           // The genvar statements break down the 32 bit inputs and sends them to
28
           // 1 bit ALUs that add and subtract them based on the input control signal.
29
           // The carry outs are processed and sent to the next bit that is covered,
30
           // thus linking them and creating the actual 32 bit output value.
31
32
33
34
35
36
37
           genvar i;
           generate
               for (i = 1; i < 32; i++) begin: ALUPipeline
                   singleALU results (.a(a[i]), .b(b[i]), .carryIn(carries[i - 1]), .ALUControl(ALUControl), .Result(Result[i]),
                                             .carryOut(carries[i]));
               end // end loop
38
           endgenerate // end generate
39
40
           // Setting flags:
41
           /// Overflow is xor of carry[30], carry[31]
42
           xor overFlowCheck (ALUFlags[0], carries[31], carries[30]);
43
           // Carryout is the last carry.
44
           assign ALUFlags[1] = carries[31];
45
46
           // Inefficient and bad style. RTL would be better.
47
           // Checks if any one of the bits within the 32-bit outputted value
           // contains any 1s. If there is a single 1, the output zero flag is not
48
49
           // raised.
50
51
52
53
54
55
56
57
           nor zeroChecker
               (ALUFlags[2], Result[31], Result[30], Result[29], Result[28], Result[27], Result[26], Result[25], Result[24], Result[23], Result[22], Result[21], Result[20], Result[19], Result[18], Result[17], Result[16], Result[15], Result[14], Result[13], Result[12], Result[11], Result[10], Result[9], Result[8], Result[7], Result[6], Result[5], Result[4], Result[3], Result[2], Result[1], Result[0]);
58
59
           assign ALUFlags[3] = Result[31];
60
61
      endmodule
62
       // alu_testbench tests the behaviors of the ALU by running a .tv file
63
      // through it. The results are compared to actual expected values to
// determine if the functionality of the ALU is correct.
64
65
66
67
      module alu_testbench();
           logic [31:0] a,b;
logic [1:0] ALUControl;
logic [31:0] Result;
68
69
70
           logic [3:0] ALUFlags;
72
           logic clk;
73
           logic [103:0] testvectors [1000:0];
```

Project: ARM_CPU

```
74
75
            // Calls on the ALU module to test it.
            76
 77
78
79
            parameter CLOCK_PERIOD = 100;
 80
 81
            initial clk = 1;
 82
83
84
85
86
87
            // Generates a clock signal
            always begin
                    #(CLOCK_PERIOD/2);
                    clk = \sim clk;
            end
 88
89
90
            // Reads through the .tv file and individually and test if the // vector file values are the same as the values generated // by the alu files.
initial begin
 91
 92
93
94
                $readmemh("alu.tv", testvectors);
                for (int i = 0; i < 20; i = i + 1) begin
{ALUControl, a, b, Result, ALUFlags} = testvectors[i];</pre>
 95
 96
            @(posedge clk);
end // end loop
end // end initial
 97
 98
99
100
        endmodule
101
```