Eugene Ngo
EE 469
May 3, 2022
Lab 3 Report

Procedure:

This lab was comprised of one task:

1. Implementing the pipelined arm CPU module by changing the original single-cycle CPU from lab 2.

After the pipelined CPU was implemented, it was thoroughly tested in Modelsim, ensuring to test forwarding from memory to execute, forwarding from writeback stage to execute, an example of stalling for a memory instruction and flushing for a branch instruction.

Task #1:

This was the main task, transforming the original single cycle CPU into a pipelined CPU using multiple cycles per instruction and skipping and forwarding between instructions as required. This was done by following the mapped-out diagram of the pipelined CPU from class and creating more logic signals as required, to forward and skip as required. At each stage of the cycle a flip-flop was added, to ensure that each cycle executed once per clock cycle (technically, each stage is executed near instantaneously, just the input and output of each stage is on a clock cycle to ensure proper pipelining). The schematic I implemented is shown in the diagram below.




Figure 1: Schematic for a pipelined ARM CPU

This schematic was then written and compiled in Quartus and then tested in Modelsim by varying the Instruction input based on the memfile.dat files.

The values of instructions and the resulting signals and outputs were tabulated to determine the proper expected values from the CPU as it goes through memfile.dat, memfiled2.dat and memfile3.dat.

Results

Task #1:

After implementing the ARM module, I ran Modelsim to test it.




Figure 2: The waveform generated for task1, memfile.dat




Figure 3: The waveform generated for task1, memfile2.dat




Figure 4: The waveform generated for task1, memfile3.dat

As seen in the waveforms above, the pipelined ARM CPU varies the values of the regfile based on the instructions executed, as a CPU should.




Figure 5: Memfile3.dat

As shown in Figure 5, Memfile3.dat stalls at PC = 52 as the previous two instructions (44 and 48) are store and load respectively, with consecutive memory accesses to the same location. To ensure correct data being read in, the CPU stalls for memory instruction store being completed.




Figure 6: Memfile.dat

As shown in Figure 6, Memfile.dat forwards data at PC = 52 as the instruction before loads a value into R3 which is used in PC = 52, thus the computed value is forwarded to PC = 52's execute stage, ensuring the integrity of the CPU architecture.

Appendix

See the following list for the order:

top.sv testbench.sv reg_file.sv reg_file_testbench.sv dmem.sv imem.sv fullAdder.sv arm.sv alu.sv alu_testbench.sv

See the attached documents for the code:

```
// Eugene Ngo
     // 5/3/23
     // EE 469
 3
 4
     // Lab 3
 6
     /* top is a structurally made toplevel module. It consists of 3 instantiations, as well as
     the signals that link them.
     ** It is almost totally self-contained, with no outputs and two system inputs: clk and rst.
 7
     clk represents the clock
     ** the system runs on, with one instruction being read and executed every cycle. rst is the system reset and should
 8
     ** be run for at least a cycle when simulating the system.
10
11
12
     // clk - system clock
13
     // rst - system reset. Technically unnecessary
14
      timescale 1ns/10ps
15
     module top(
16
17
          input logic clk, rst
     );
18
19
          // processor io signals
          logic [31:0] Instr;
logic [31:0] ReadData;
logic [31:0] WriteData;
20
21
22
23
24
25
          logic [31:0] PC, ALUResult;
          logic
                        MemWrite;
26
          // our single cycle arm processor
27
          arm processor (
28
29
                            (clk
              .clk
                            (rst
              .rst
30
31
32
33
34
35
36
              .InstrF
                             (Instr
                            (ReadData
              .ReadData
                             (WriteData
              .WriteDataM
              .PC
              .ALUResultM
                             (ALUResult
              .MemWrite
                            (MemWrite
          );
37
38
          // instruction memory
39
          // contained machine code instructions which instruct processor on which operations to
     make
40
          // effectively a rom because our processor cannot write to it
41
42
43
          imem imemory (
              .addr
                       (PC
              .instr
                       (Instr
44
45
46
          );
          // data memory
47
          // containes data accessible by the processor through ldr and str commands
48
          dmem dmemory
49
              .clk
                         (c1k
50
                        (MemWrite
              .wr_en
51
                        (ALUResult),
              .addr
52
53
              .wr_data (WriteData ),
              .rd_data (ReadData
54
          );
55
56
     endmodule
57
58
59
     /st testbench is a simulation module which simply instantiates the processor system and runs
     50 cycles
** of instructions before terminating. At termination, specific register file values are
60
61
     ** verify the processors' ability to execute the implemented instructions.
62
63
     module testbench();
64
65
          // system signals
66
          logic clk, rst;
67
```

Project: top

```
// generate clock with 100ps clk period
         initial begin
69
70
             clk = '1;
71
72
73
74
75
76
77
78
             forever #50 clk = ~clk;
         end
         // processor instantion. Within is the processor as well as imem and dmem
         top cpu (.clk(clk), .rst(rst));
         initial begin
             // start with a basic reset
             rst = 1; @(posedge clk);
80
             rst <= 0; @(posedge clk);
81
82
             // repeat for 50 cycles. Not all 50 are necessary, however a loop at the end of the
     program will keep anything weird from happening
83
             repeat(50) @(posedge clk);
84
     // basic checking to ensure the right final answer is achieved. These DO NOT prove your system works. A more careful look at your // simulation and code will be made.
85
86
87
88
             89
90
91
92
             // task 2:
93
                                                                        $display("Task 2 Passed");
                assert(cpu.processor.u_req_file.memory[8] == 32'd1)
                                                                        $display("Task 2 Failed");
94
                else
95
96
             $stop;
97
         end
98
99
     endmodule
```

```
// Eugene Ngo
     // 5/3/23
     // EE 469
 3
 4
     // Lab 3
 6
     /* testbench is a simulation module which simply instantiates the processor system and runs
     ** of instructions before terminating. At termination, specific register file values are
7
     checked to
 8
     ** verify the processors' ability to execute the implemented instructions.
 9
     `timescale 1ns/10ps
10
11
     module testbench();
12
13
         // system signals
14
         logic clk, rst;
15
         // generate clock with 100ps clk period
16
17
18
         initial begin
             c1k =
<u>1</u>9
             forever #50 clk = \simclk;
20
         end
21
22
23
24
25
26
27
28
29
30
         // processor instantion. Within is the processor as well as imem and dmem
         top cpu (.clk(clk), .rst(rst));
         initial begin
             // start with a basic reset
             rst = 1; @(posedge clk);
             rst <= 0; @(posedge clk);
             // repeat for 50 cycles. Not all 50 are necessary, however a loop at the end of the
     program will keep anything weird from happening
31
             repeat(50) @(posedge clk);
32
33
             // basic checking to ensure the right final answer is achieved. These DO NOT prove
     your system works. A more careful look at your
             // simulation and code will be made.
34
35
36
37
38
39
             // task 1:
             40
41
42
43
             // task 2:
                                                                      $display("Task 2 Passed");
$display("Task 2 Failed");
             //assert(cpu.processor.u_reg_file.memory[8] == 32'd1)
             //else
44
             $stop;
45
         end
46
```

endmodule

```
// Eugene Ngo
      // 5/3/23
      // EE 469
 3
 4
      // Lab 3
 5
 6
      // reg file is a 16x32 register file that has 1
// write port and 2 asynchronous read ports.
 7
        When wr_en is true, we write the write data into the
 8
 9
      // write address.
10
      module reg_file(
                  logic
11
          input
                                  clk, wr_en,
                  logic [31:0] write_data,
12
          input
13
                  logic [3:0]
                                  write_addr,
          input
14
          input logic [3:0]
                                  read_addr1, read_addr2,
15
          output logic [31:0] read_data1, read_data2);
16
17
        logic [15:0][31:0] memory;
18
19
20
21
        always_ff @(posedge clk) begin
           if (wr_en) begin
             memory[write_addr] <= write_data;</pre>
22
23
24
25
        end
26
27
        assign read_data1 = memory[read_addr1];
        assign read_data2 = memory[read_addr2];
28
      endmodule
29
30
31
      // reg_file_testbench is a testing fiel for reg_file
32
      // that tests that write data is written
33
      // into register file a cycle after wr_en is true,
34
35
      // checks if read data updates the register data
      // the same cycle as the address asserted,
// and checks if read data is updated to write data
// the cycle after address is provided if
36
37
38
      // write address is the same and wr_en is true
39
      module reg_file_testbench();
40
          logic CLOCK_50;
41
          logic clk;
42
          logic wr_en;
43
          logic [31:0] write_data;
          logic [3:0] write_addr;
logic [3:0] read_addr1, read_addr2;
44
45
          logic [31:0] read_data1, read_data2;
46
47
          assign CLOCK_50 = c1k;
48
      reg_file dut (.clk, .wr_en, .write_data, .write_addr, .read_addr1, .read_addr2, .
read_data1, .read_data2);
49
50
          parameter CLOCK_PERIOD=100;
51
          .
initial begin
52
53
54
55
56
             clk <= 0:
             forever #(CLOCK_PERIOD/2) clk <= ~clk;</pre>
57
          initial begin
58
             wr_en <= 0; write_data = 5; write_addr = 3; read_addr1 = 2; read_addr2 = 3; @(posedge)</pre>
      c1k):
59
             wr_en <= 1; repeat(1) @(posedge clk);</pre>
60
             write_data = 10; write_addr = 4;@(posedge clk);
61
             write_data = 11; write_addr = 5;@(posedge clk);
             read_addr1 = 4; @(posedge clk);
read_addr2 = 5; @(posedge clk);
write_data = 12; write_addr = 4; @(posedge clk);
write_data = 13; write_addr = 5; @(posedge clk);
62
63
64
65
66
67
          end
68
      endmodule
```

```
// Eugene Ngo
        // 5/3/23
        // EE 469
 3
 4
        // Lab 3
 5
 6
        // reg_file_testbench is a testing fiel for reg_file
// that tests that write data is written
// into register file a cycle after wr_en is true,
// checks if read data updates the register data
 7
 8
 9
10
        // the same cycle as the address asserted,
        // and checks if read data is updated to write data
// the cycle after address is provided if
11
12
13
        // write address is the same and wr_en is true
14
        module reg_file_testbench();
15
             logic CLOCK_50;
16
              logic clk;
17
             logic wr_en;
             logic [31:0] write_data;
logic [3:0] write_addr;
logic [3:0] read_addr1, read_addr2;
logic [31:0] read_data1, read_data2;
18
19
20
21
22
             assign CLOCK_50 = c1k;
23
              reg_file dut (.clk, .wr_en, .write_data, .write_addr, .read_addr1, .read_addr2, .
24
        read_data1, read_data2);
25
              parameter CLOCK_PERIOD=100;
26
27
              initial begin
                  c1k \ll 0;
28
29
                  forever #(CLOCK_PERIOD/2) clk <= ~clk;</pre>
30
31
32
33
             initial begin
                  wr_en <= 0; write_data = 5; write_addr = 3; read_addr1 = 2; read_addr2 = 3; @(posedge
        c1k);
                  wr_en <= 1; repeat(1) @(posedge clk);
write_data = 10; write_addr = 4;@(posedge clk);
write_data = 11; write_addr = 5;@(posedge clk);
read_addr1 = 4; @(posedge clk);
read_addr2 = 5; @(posedge clk);
write_data = 12; write_addr = 4; @(posedge clk);
write_data = 13; write_addr = 5; @(posedge clk);</pre>
34
35
36
37
38
39
                  write_data = 13; write_addr = 5; @(posedge clk);
40
41
42
             end
```

endmodule

```
// Eugene Ngo
      // 5/3/23
      // EE 469
 3
 4
      // Lab 3
 6
      /* dmem is a more traditional, albeit very uninteresting, random access 64 word x 32 bit
      per word memory.
 7
      ** This module is also written in RTL, and likely strongly resembles your own register file
      except for a
 8
      ** few minor differences. The first is that there is only a single read port, compared to
      the register
      ** file's two read ports. The other difference is that the dmem is also byte aligned, and
 9
      therefore
10
      ** discards the bottom two bits of the address when doing a read or write.
11
12
13
      // clk - system clock, same as the processor
      // wr_en - write enable, allows the wr_data to overwrite the 32 bit word stored in
14
      memory[addr]
      // addr - the location to which you intend to read or write from
// wr_data - the 32 bit data word which you intend to write into memory
// rd_data - the data currently stored at memory[addr]
15
16
17
18
      module dmem (
19
           input
                   logic
                                   clk, wr_en,
          input logic [31:0] addr, input logic [31:0] wr_data, output logic [31:0] rd_data
20
21
22
23
24
25
      );
           logic [31:0] memory [63:0];
26
27
28
29
30
           // asyncrhnous read
           assign rd_data = memory[addr[31:2]]; // word aligned, drop bottom 2 bits
           // syncrhonous gated write
           always_ff @(posedge clk) begin
   if (wr_en) memory[addr[31:2]] <= wr_data; // word aligned, drop bottom 2 bits</pre>
31
33
           end
34
35
      endmodule
```

```
// Eugene Ngo
        // 5/3/23
        // EE 469
 3
 4
        // Lab 3
        /* imem is the read only, 64 word x 32 bit per word instruction memory for our processor.

** Its module is written in RTL, and it strongly resembles a ROM (read only memory) or LUT

** (look up table). This memory has no clock, and cannot be written to, but rather it

** asynchronously reads out the word stored in its memory as soon as an address is given.

** The address and memory are byte aligned, meaning that the bottom two bits are discarded

** when looking for the word. One important line to note is the

Initial $readmemb("memfile.dat", memory);

** which determines the contents of the memory when the system is initialized. You will alto
 8
 9
10
11
12
13
        ** which determines the contents of the memory when the system is initialized. You will alte
14
        ** this line to use programs given to you as a part of this lab.
15
16
17
        // addr - 32 bit address to determine the instruction to return. Note not all 32 bits are
        used since this
18
19
20
21
                         memory only has 64 words
        // memory only has 64 words
// instr - 32 bit instruction to be sent to the processor
        module imem(
               input
                          logic [31:0] addr,
               output logic [31:0] instr
22
23
24
25
26
        );
               logic [31:0] memory [63:0];
               // modify the name and potentially directory prefix of the file within to load the
        correct program and preprocessing
27
               initial $readmemb("C:\\Users\\egeen\\Desktop\\School\\EE 469\\Lab\\Lab 3\\memfile.dat,"
        memory);
28
29
30
               assign instr = memory[addr[31:2]]; // word aligned, drops bottom 2 bits
31
        endmodule
```

```
// Eugene Ngo
       // 5/3/23
// EE 469
// Lab 3
 3
 4
 6
       // fullAdder takes in 2 bits, a and b, as well as a possible carry in bit and adds them
       together
       // if there is a carry out, we output that bit in cout.
module fullAdder (A,B,cin,sum,cout);
 7
 8
 9
            input logic A,B,cin;
10
           output logic sum,cout;
11
           assign sum = A \land B \land cin;
assign cout = A \& B \mid cin \& (A \land B);
12
13
14
       endmodule
15
16
       module fullAdder_testbench();
           logic A,B,cin,sum,cout;
fullAdder dut (A,B,cin,sum,cout);
17
18
19
20
21
22
23
24
25
26
            integer i;
initial begin
               for (i = 0; i < 2**3; i++) begin {A,B,cin} = i; #10; end
            end
27
       endmodule
28
```

```
// Eugene Ngo
       // 5/3/23
       // EE 469
 3
       // Lab 3
 6
       /* arm is the spotlight of the show and contains the bulk of the datapath and control
       logic. This module is split into two parts, the datapath and control.
 7
 8
       // clk - system clock
// rst - system reset
 9
10
       // Instr - incoming 32 bit instruction from imem, contains opcode, condition, addresses and
11
       // ReadData - data read out of the dmem
// WriteData - data to be written to the dmem
12
13
14
       // MemWrite - write enable to allowed WriteData to overwrite an existing dmem word
15
       // PC - the current program count value, goes to imem to fetch instruciton
16
       // ALUResult - Result of the ALU operation, sent as address to the dmem
17
18
       module arm (
19
            input
                      logic
                                         clk, rst,
            input logic [31:0] InstrF,
input logic [31:0] ReadData,
output logic [31:0] WriteDataM,
output logic [31:0] PC, ALURESUltM,
20
21
22
23
24
            output logic
                                        MemWrite
25
       );
26
27
             // datapath buses and signals
            logic [31:0] PCPrime, PCPlus4, PCPlus8, PCF; // pc signals logic [3:0] RA1, RA2; // regfile input a logic [31:0] RD1E, RD1D, RD2E, RD2D; // ra
28
29
                                                                     // regfile input addresses
                                                                                         // raw regfile outputs
30
       logic [3:0] ALUFlags; // alu combinational flag outputs logic [3:0] FlagsReg; // Flag output from recent CMP logic [31:0] ExtImm, SrcA, SrcB, ExtImmE; // immediate and alu inputs logic [31:0] ResultW; // computed or fetched value to be wrinto regfile or pc logic [31:0] RA1E, RA2E, SrcAE, SrcBE, InstrD, ALUResultE, ALUOutW, WriteDataE,
31
32
33
                                                                      // computed or fetched value to be written
34
35
       ReadDataW;
36
37
             // control signals
38
             logic PCSrc, MemToReg, ALUSrc, RegWrite, FlagWrite;
39
             logic [1:0] RegSrc, ImmSrc, ALUControl;
40
             logic PCSrcD, PCSrcE, PCSrcM, PCSrcW;
41
             logic RegwriteD, RegwriteE, RegwriteM, RegwriteW;
            logic MemToRegD, MemToRegE, MemToRegM, MemToRegW;
logic MemWriteD, MemWriteE, MemWriteM;
42
43
            logic Condexe;
logic [1:0] ALUControlD, ALUControlE;
logic BranchD, BranchE;
logic ALUSrcD, ALUSrcE;
logic StallF, StallD;
logic FlushD, FlushE;
logic ldrstall;
logic PCWrPendingE;
44
45
46
47
48
49
50
51
             logic PCWrPendingF;
52
             logic FlagWriteD, FlagWriteE;
53
             logic BranchTakenE;
54
             logic [3:0] FlagsE, Flags;
55
            logic [3:0] CondE;
logic [1:0] ForwardAE, ForwardBE;
56
57
            logic [3:0] WA3E, WA3M, WA3W;
58
59
             /* The datapath consists of a PC as well as a series of muxes to make decisions about
60
      which data words to pass forward and operate on. It is

** noticeably missing the register file and alu, which you will fill in using the
modules made in lab 1. To correctly match up signals to the
61
            ** ports of the register file and alu take some time to study and understand the logic
62
       and flow of the datapath.
63
                 _____
64
65
66
```

```
68
          // Checks if we are branching and change PC accordingly
 69
           always_comb begin
 70
             if(BranchTakenE) begin
 71
                 PCPrime = ALUResultE - 8;
             end else if(PCSrcW) begin
                 PCPrime = ResultW;
             end else begin
 75
                 PCPrime = PCPlus4;
 76
             end
 77
           end
 78
 79
           assign PCPlus4 = PCF + 'd4;
                                                               // default value to access next instruction
           assign PCPlus8 = PCPlus4 + ''d4;
 80
                                                             // value read when reading from reg[15]
 81
 82
           // update the PC, at rst initialize to 0
 83
           always_ff @(posedge clk) begin
               if (rst) PC <= '0;
 84
 85
                          PC <= PCPrime;
                else
 86
           end
 87
 88
           // determine the register addresses based on control signals
           // RegSrc[0] is set if doing a branch instruction
 89
           // RefSrc[1] is set when doing memory instructions assign RA1 = RegSrc[0] ? 4'd15 : InstrD[19:16]; assign RA2 = RegSrc[1] ? InstrD[15:12] : InstrD[ 3: 0];
 90
 91
 92
 93
 94
           // register memory
 95
           // when instructed, we write into the registers the value we want
 96
           // also read out any data that we request via our RA1 and RA2
 97
           reg_file u_reg_file (
 98
                .clk
                            (!c]k)
 99
                            (RegWriteW),
                .wr_en
100
                .write_data(Resultw),
                .write_addr(WA3W),
.read_addr1(RA1),
.read_addr2(RA2),
.read_data1(RD1D),
101
102
103
104
                .read_data2(RD2D)
105
106
           );
107
108
           // two muxes, put together into an always_comb for clarity
           // determines which set of instruction bits are used for the immediate
109
110
           always_comb begin
                         (ImmSrc == 'b00) ExtImm = {{24{InstrD[7]}},InstrD[7:0]};
111
                if
                                                                                                    // 8 bit
      immediate - reg operations
                else if (immSrc == 'b01) ExtImm = {20'b0, InstrD[11:0]};
112
                                                                                                   // 12 bit
      immediate - mem operations
113
               else
                                            ExtImm = \{\{6\{InstrD[23]\}\}\}, InstrD[23:0], 2'b00\}; // 24 bit
       immediate - branch operation
114
115
116
           assign SrcBE = (ALUSrcE) ? ExtImmE : WriteDataE;
117
118
119
120
           //data forwarding
121
           // Changes ForwardAE output depending on whether or not
122
           // execute stage register matches memory or writeback registers
123
           logic MATCH_1E_M, MATCH_2E_M, MATCH_1E_W, MATCH_2E_W;
124
           always_comb begin
             MATCH_1E_M = RA1E == WA3M;
125
126
             MATCH_2E_M = RA2E == WA3M;
             MATCH_1E_W = RA1E == WA3W;
MATCH_2E_W = RA2E == WA3W;
             if(MATCH_1E_M & RegwriteM) begin
ForwardAE = 2'b10;
130
             end else if (MATCH_1E_W & RegWriteW) begin
131
132
                 ForwardAE = 2'b01;
133
             end else begin
134
                 ForwardAE = 2'b00;
135
136
             if(MATCH_2E_M & RegWriteM) begin
```

```
ForwardBE = 2'b10;
137
138
            end else if (MATCH_2E_W & RegWriteW) begin
139
                ForwardBE = 2'b01;
140
            end else begin
                ForwardBE = 2'b00;
141
142
            end
143
          end
144
145
         //stalling and flushing
146
147
          assign PCSrcD = (RegWriteD & (InstrD[15:12] == 4'b1111));
          assign ldrstall = (MemToRegE) & ((RAI == WA3E) | (RA2 == WA3E));
148
149
          assign PCWrPendingF = PCSrcD | PCSrcE | PCSrcM;
150
          assign StallF = ldrstall | PCWrPendingF;
151
          assign FlushD = PCWrPendingF | PCSrcW | BranchTakenE;
152
          assign FlushE = ldrstall | BranchTakenE;
153
          assign StallD = ldrstall;
154
155
           // Forward multiplexer
156
          always_comb begin
157
             case(ForwardAE)
158
             2'b00 : begin
159
                SrcAE = (RA1E == 'd15) ? PCPlus8 : RD1E;
160
             end
             2'b01 : begin
161
162
                SrcAE = ResultW; //data forward to end
163
            end
164
             2'b10 : begin
165
                SrcAE = ALUResultM; //data forward to previous alu instruction
166
            end
167
            default : begin
168
                SrcAE = 0;
169
            end
170
            endcase
171
             case(ForwardBE)
172
              b00 : begin
173
                WriteDataE = (RA2E == 'd15) ? PCPlus8 : RD2E;
174
            end
             2'b01 : begin
175
176
               WriteDataE = ResultW; //data forward to end
177
            end
178
             2'b10 : begin
179
                WriteDataE = ALUResultM; //data forward to previous alu instruction
180
             end
181
            default : begin
182
                WriteDataE = 0;
183
            end
184
            endcase
185
          end
186
187
            √ instruction memory
188
          // contained machine code instructions which instruct processor on which operations to
      make
189
           // effectively a rom because our processor cannot write to it
190
          alu u_alu (
191
               .a
                            (SrcAE),
192
               .b
                            (SrcBE),
193
               .ALUControl
                            (ALUControlE),
194
               .Result
                            (ALUResultE),
195
               .ALUFlags
                            (ALUFlags)
196
          ):
197
198
          assign MemWrite = MemWriteM;
199
200
          // register 1
201
          always_ff@(posedge clk) begin
                if(rst | FlushD) begin
202
203
                   InstrD \leftarrow 0;
                end else if (StallD) begin
204
                   InstrD <= InstrD;</pre>
205
206
                end else begin
207
                   InstrD <= InstrF;</pre>
208
                end
```

```
209
210
                  if(rst) begin
211
                  PCF \leftarrow 0;
end else if (StallF) begin
212
213
                      PCF <= PCF;
214
                  end else begin
215
                      PCF <= PCPrime;</pre>
216
                  end
217
            end
218
219
            // register 2
220
            always_ff@(posedge clk) begin
221
                  if(rst | FlushE) begin
222
                      PCSrcE \leftarrow 0;
223
                      RegWriteE <= 0;</pre>
224
                      ALUControlE <= 0;
225
                      MemToRegE \leftarrow 0;
                      MemWriteE <= 0;
226
227
                      RD1E \leftarrow 0;
228
                      RD2E \leftarrow 0;
                      RA1E <= 0;
RA2E <= 0;
229
230
231
                      FlagWriteE <= 0;</pre>
232
                      CondE \leftarrow 0;
233
                      BranchE <= 0;
234
                      ALUSTCE \leftarrow 0;
235
                      flagsE \ll 0;
236
                      WA3E \leq 0;
237
                      ExtImmE \leq 0;
238
                  end else begin
239
                      PCSrcE <= PCSrcD;</pre>
240
                      RegWriteE <= RegWriteD;</pre>
241
                      ALUControlE <= ALUControlD;
242
                      MemToRegE <= MemToRegD;</pre>
243
                      MemWriteE <= MemWriteD;</pre>
                      RD1E <= RD1D;
RD2E <= RD2D;</pre>
244
245
                      RA1E <= RA1;
RA2E <= RA2;
246
247
248
                      FlagWriteE <= FlagWriteD;</pre>
249
                      ExtImmE <= ExtImm;</pre>
250
                      BranchE <= BranchD;</pre>
                      ALUSTCE <= ALUSTCD;
                      WA3E \leq=InstrD[15:12]
253
                      CondE <= InstrD[31:28];</pre>
254
                      if(FlagWriteE) begin
255
                          FlagsE <= ALUFlags;</pre>
256
                      end
257
                  end
258
            end
259
260
            // register 3
            always_ff@(posedge clk) begin
261
                   if(rst) begin
262
                      PCSrcM <= 0;
263
264
                      WA3M \ll 0;
265
                      ALUResultM <= 0;
266
                      WriteDataM \leq 0;
267
                      RegWriteM <= 0;</pre>
268
                      MemToRegM \leq 0;
                      MemWriteM <= 0;
269
270
                  end else begin
                      PCSrcM <= PCSrcE & CondExE;
271
                      WA3M <= WA3E;
                      ALUResultM <= ALUResultE;
274
                      WriteDataM <= WriteDataE;</pre>
275
                      RegWriteM <= RegWriteE & CondExE;</pre>
276
                      MemToRegM <= MemToRegE;</pre>
277
                      MemWriteM <= MemWriteE & CondExE;</pre>
278
                  end
279
            end
280
            assign BranchTakenE = (BranchE & CondExE);
281
```

```
283
           // register 4
284
           assign ResultW = (MemToRegW) ? ReadDataW : ALUOutW;
285
           always_ff@(posedge clk) begin
              if(rst) begin
286
287
                 PCSrcW <= 0;
288
                 RegWriteW \leq 0;
289
                 MemToRegW \leq 0;
290
                 ALUOutW \leftarrow 0;
291
                 ReadDataW \leq 0;
292
                 WA3W \ll 0;
293
             end else begin
294
                 PCSrcW <= PCSrcM;
295
                 RegWriteW <= RegWriteM;</pre>
296
                 MemToRegW <= MemToRegM;</pre>
297
                 ALUOutW <= ALUResultM;
298
                 ReadDataW <= ReadData;</pre>
299
                 WA3W <= WA3M;
300
             end
301
           end
302
303
           logic V = FlagsE[0];
           logic C = FlagsE[1];
logic Z = FlagsE[2];
304
305
           logic N = FlagsE[3];
306
307
308
           always_comb begin
309
           case(CondE)
310
               4'b0000: begin
                 CondExE = Z;
311
312
               end
313
               4'b0001: begin
314
                 CondExE = !Z;
315
               end
316
               4'b0010: begin
317
                 CondExE = C;
318
               end
319
               4'b0011: begin
320
                 CondExE = !C;
321
               end
               4'b0100: begin
322
323
                 CondExE = N;
324
               4'b0101: begin
325
326
                 CondExE = !N;
327
               end
328
               4'b0110: begin
329
                 CondExE = V;
330
               end
331
               4'b0111: begin
332
                 CondExE = !V;
333
               end
334
               4'b1000: begin
335
                 CondExE = !Z\&C;
336
               end
337
               4'b1001: begin
338
                 CondExE = Z \mid !C;
339
               end
340
               4'b1010: begin
341
                 CondExE = !(N \wedge V);
342
               end
               4'b1011: begin
343
                 CondExE = N \wedge V;
344
345
               end
346
               4'b1100: begin
347
                 CondExE = !Z \& !(N \land V);
348
               end
349
               4'b1101: begin
350
                 CondExE = Z \mid (N \land V);
351
               4'b1110: begin
353
                 CondExE = 1;
354
               end
```

```
4'b1111: begin
356
              CondExE = 1;
357
            end
            default : begin
359
              CondExE = 1;
360
            end
361
            endcase
362
         end
363
364
         /* The control conists of a large decoder, which evaluates the top bits of the
      instruction and produces the control bits
          ** which become the select bits and write enables of the system. The write enables
365
      (Regwrite, Memwrite and PCSrc) are
          ** especially important because they are representative of your processors current
366
      state.
367
          //-----
368
                CONTROL
369
370
371
372
373
         always_comb begin
374
             casez (InstrD[31:20])
375
                 376
377
      decides whether we use immediate or reg, but regardless we add
378
                     //PCSrcD
379
                     MemToRegD = 0;
380
                     MemWriteD = 0;
                     ALUSrcD = InstrD[25]; // may use immediate
381
                     RegWriteD = 1;
RegSrc = 'b00;
ImmSrc = 'b00;
ALUControlD = 'b00;
382
383
385
                     FlagWriteD = 0;
386
                     BranchD = 0;
387
388
                 end
389
                 // SUB (Imm or Reg)
12'b111000?00100 : begin // note that we use wildcard "?" in bit 25. That bit
390
391
      decides whether we use immediate or reg, but regardless we sub
392
                     //PCSrcD
393
                     MemToRegD = 0;
394
                     MemWriteD = 0;
395
                     ALUSrcD = InstrD[25]; // may use immediate
396
                     RegWriteD = 1;
                     RegSrc = 'b00;
ImmSrc = 'b00;
397
398
                     ALUControlD = 'b01;
399
400
                     FlagWriteD = 0;
                     BranchD = 0;
401
402
                 end
403
                 // CMP (Imm or Reg)
12'B111000?00101: begin // note that we use wildcard "?" in bit 25. That bit
404
405
      decides whether we use immediate or reg, but regardless we sub
406
                     //PCSrcD
                                 = 0:
407
                     MemToRegD = 0;
408
                     MemWriteD = 0;
409
                     ALUSrcD = InstrD[25]; // may use immediate
                     RegWriteD = 1;
410
                     RegSrc = 'b00;
ImmSrc = 'b00;
411
                     ALUControlD = b01:
414
                     FlagWriteD = 1;
415
                     BranchD = 0;
416
                 end
417
418
                 // AND
                 12'b111000000000 : begin
420
                     //PCSrcD = 0;
                     MemToRegD = 0;
421
```

Date: May 05, 2023

```
422
                            MemWriteD = 0;
423
                            ALUSrcD = 0;
                            RegwriteD = 1;

RegSrc = 'b00;

ImmSrc = 'b00;

ALUCOntrolD = 'b10;
424
425
426
                                                      // doesn't matter
                            FlagWriteD = 0;
                            BranchD = 0;
                       end
431
                       // ORR
12'b111000011000 : begin
432
433
434
                            //PCSrcD = 0;
435
                            MemToRegD = 0;
                            MemWriteD = 0;
436
437
                            ALUSrcD
                                       = 0;
438
                            RegWriteD = 1;
                                     = 'b00;
= 'b00;
439
                            RegSrc
                                                      // doesn't matter
440
                            ImmSrc
                            ALUControlD = 'b11:
441
442
                            FlagWriteD = 0;
443
                            BranchD = 0;
444
                       end
445
                       // LDR
12'b111001011001 : begin
446
447
448
                            //PCSrcD = 0;
449
                            MemToRegD = 1;
450
                            MemWriteD = 0;
451
                            ALUSrcD
                            RegWriteD = 1;

RegSrc = 'b10; // msb doesn

ImmSrc = 'b01;

ALUCOntrolD = 'b00; // do an add
452
                                                      // msb doesn't matter
453
454
455
                            FlagWriteD = 0;
                            BranchD = 0;
458
                       end
459
                       // STR
12'b111001011000 : begin
460
461
                            //PCSrcD = 0;
MemToRegD = 0; // doesn't matter
MemWriteD = 1;
462
463
464
465
                            ALUSrcD
466
                            RegWriteD = 0;
                            RegSrc = 'b10;
ImmSrc = 'b01;
467
                                                      // msb doesn't matter
468
                            ALUControlD = \frac{b00}{}; // do an add
469
470
                            FlagWriteD = 0;
471
                            BranchD = 0;
472
                       end
473
                       // B
12'b????1010???? : begin
474
475
                                case (InstrD[31:28])
4'b1110 : begin
476
477
478
                                            //PCSrcD = 1;
479
                                           MemToRegD = 0;
480
                                           MemWriteD = 0;
481
                                                       = 1;
                                            ALUSrcD
                                           RegWriteD = 0;
RegSrc = 'b01;
ImmSrc = 'b10;
ALUControlD = 'b00; // do an add
482
483
484
485
                                            FlagWriteD = 0;
486
487
                                            BranchD = 1;
488
                                      end
489
                                      // equal
4'b0000 : begin
490
491
492
                                           //PCSrcD = 1;
493
                                          MemToRegD = 0;
                                          MemWriteD = 0;
494
```

```
495
                                          ALUSrcD = 1;
                                          RegWriteD = 0;
RegSrc = 'b01;
ImmSrc = 'b10;
ALUControlD = 'b00;
496
497
498
499
500
                                          FlagWriteD = 0;
501
                                          BranchD = 1;
502
                                      end
503
                                      // not equal 4'b0001 : begin
504
505
506
                                          //PCSrcD = 1;
                                          MemToRegD = 0;
507
508
                                          MemWriteD = 0;
509
                                          ALUSrcD = 1;
510
                                          RegWriteD = 0;
                                          RegSrc = 'b01;
ImmSrc = 'b10;
511
512
513
                                          ALUControlD = b00; // do an add
514
                                          FlagWriteD = 0;
515
                                          BranchD = 1;
516
                                      end
517
518
                                      // Greater or Equal
4'b1010 : begin
519
520
                                          //PCSrcD = 1;
521
                                          MemToRegD = 0;
522
                                          MemWriteD = 0;
                                          ALUSrcD = 1;
523
                                          RegWriteD = 0;
RegSrc = 'b01;
ImmSrc = 'b10;
524
525
526
                                          ALUControlD = '\dot{b}00; // do an add
527
                                          FlagWriteD = 0;
                                          BranchD = 1;
530
                                      end
531
                                      // Greater
4'b1100 : begin
532
533
                                          //PCSrcD = 1;
534
535
                                          MemToRegD = 0;
536
                                          MemWriteD = 0;
                                          ALUSrcD = 1;
537
538
                                          RegWriteD = 0;
                                          RegSrc = 'b01;
ImmSrc = 'b10;
539
540
                                          ALUControlD = \frac{b00}{}; // do an add
541
542
                                          FlagWriteD = 0;
543
                                          BranchD = 1;
544
                                      end
545
546
                                      // Less or Equal
4'b1101 : begin
547
                                          //PCSrcD = 1;
548
549
                                          MemToRegD = 0;
550
                                          MemWriteD = 0;
551
                                          ALUSrcD = 1;
                                          RegWriteD = 0;

RegSrc = 'b01;

ImmSrc = 'b10;

ALUControlD = 'b00; // do an add
552
553
554
555
556
                                          FlagWriteD = 0;
557
                                          BranchD = 1;
                                      end
559
                                      // Less
4'b1011 : begin
560
561
                                          //PCSrcD = 1;
MemToRegD = 0;
562
563
                                          MemWriteD = 0;
564
565
                                          ALUSrcD = 1;
566
                                          RegWriteD = 0;
                                          RegSrc = b01;
567
```

```
568
569
                                                   ImmSrc = 'b10;
ALUControlD = 'b00; // do an add
570
571
572
573
                                                   FlagWriteD = 0;
BranchD = 1;
                                              end
                                              default: begin
  //PCSrcD = 0;
  MemToRegD = 0; // doesn't matter
  MemWriteD = 0;
  ALUSrcD = 0;
  PostWriteD = 0;
574
575
576
577
578
579
                                                   RegWriteD = 0;
                                                   RegSrc = 'b00;
ImmSrc = 'b00;
ALUControlD = 'b00; // do an add
580
581
582
                                                   FlagWriteD = 0;
BranchD = 0;
583
584
585
                                              end
586
587
                                       endcase
588
589
                            end
590
                       default: begin
    //PCSrcD
591
                                                 = 0:
592
593
                                     MemToRegD = 0;
594
                                     MemWriteD = 0;
595
                                     ALUSrcD = 0;
596
                                     RegWriteD = 0;
                                     RegSrc = 'b00;
ImmSrc = 'b00;
ALUControlD = 'b00;
597
598
599
600
                                     FlagWriteD = 0;
                                     BranchD = 0;
601
602
                       end
603
                      endcase
604
               end
605
606
         endmodule
607
```

Revision: top

```
// Eugene Ngo
       // 5/3/23
       // EE 469
 3
       // Lab 3
 4
      // alu is a module capable of adding, subtracting, anding and oring
// depending on what the control input says,
// and reports any flags that may appear
 8
      timescale 1ns/10ps
module alu(input ]
 9
                      input logic [31:0] a, b, input logic [1:0] ALUControl, output logic [31:0] Result,
10
11
12
13
                      output logic [3:0] ALUFlags);
           logic [31:0] ADD, AND, OR, c0, b1;
14
15
           assign AND = a \& b;
16
           assign OR = a \mid b;
17
           // converts to negative if we are subtracting
18
           always_comb begin
19
20
               if (ALUControl[0] == 0) begin
21
                   b1 <= b;
22
               end else begin
23
                   b1 <= ~b;
24
               end
25
           end
26
27
           // Adder for all bits
28
           // does our subtraction or addition for every bit in
29
30
           fullAdder firstbit (.A(a[0]),.B(b1[0]),.cin(ALUControl[0]),.sum(ADD[0]),.cout(c0[0]));
31
           genvar i;
32
           generate
               for (i = 1; i < 32; i++) begin : gen
33
34
35
                   fullAdder otherbits(.A(a[i]),.B(b1[i]),.cin(c0[i-1]),.sum(ADD[i]),.cout(c0[i]));
36
           endgenerate
37
38
           // determines output based on our ALUControl
39
           always_comb begin
40
               if (ALUControl == 2'b11) begin
41
                   Result <= OR;
42
               end else if (ALUControl == 2'b10) begin
43
                   Result <= AND;</pre>
44
               end else begin
45
                   Result <= ADD;
46
               end
47
           end
48
          // Sets all our flags for our computation
assign ALUFlags[3] = Result[31];
assign ALUFlags[2] = (Result == 0);
assign ALUFlags[1] = c0[31] & !ALUControl[1];
49
50
51
52
           assign ALUFlags \begin{bmatrix} 0 \end{bmatrix} = !(\bar{a} \begin{bmatrix} 31 \end{bmatrix} \land b \begin{bmatrix} 31 \end{bmatrix} \land ALUControl \begin{bmatrix} 0 \end{bmatrix}) \& (a \begin{bmatrix} 31 \end{bmatrix} \land ADD \begin{bmatrix} 31 \end{bmatrix}) \& !ALUControl \begin{bmatrix} 1 \end{bmatrix}
53
       ];
       endmodule
55
56
       // alu_testbench tests a variety of different inputs and ouputs
57
       // pulled from the alu.tv file.
58
      module alu_testbench();
           logic [31:0] a, b;
logic [1:0] ALUControl;
logic [31:0] Result;
59
60
61
           logic [3:0] ALUFlags;
62
63
           logic clk;
           logic [103:0] testvectors [1000:0];
64
65
66
           alu dut (.a,.b,.ALUControl,.Result,.ALUFlags);
67
68
           parameter CLOCK_PERIOD=100;
69
70
           initial clk = 1;
71
           always begin
72
               #(CLOCK_PERIOD/2);
```

```
// Eugene Ngo
       // 5/3/23
       // EE 469
// Lab 3
 3
 4
 5
6
      // alu_testbench tests a variety of different inputs and ouputs
// pulled from the alu.tv file.
module alu_testbench();
  logic [31:0] a, b;
  logic [1:0] ALUControl;
  logic [31:0] Result;
  logic [3:0] ALUFlags;
  logic clk;
 7
 8
 9
10
11
12
13
           logic clk;
           logic [103:0] testvectors [1000:0];
14
15
16
17
           alu dut (.a,.b,.ALUControl,.Result,.ALUFlags);
18
19
20
21
22
           parameter CLOCK_PERIOD=100;
           initial clk = 1;
always begin
               #(CLOCK_PERIOD/2);
23
24
25
26
27
28
29
               clk \ll clk;
           end
           initial begin
               30
31
32
           end
33
       endmodule
```