```
// Eugene Ngo
       // 5/3/23
       // EE 469
 3
       // Lab 3
 6
       /* arm is the spotlight of the show and contains the bulk of the datapath and control
       logic. This module is split into two parts, the datapath and control.
 7
 8
       // clk - system clock
// rst - system reset
 9
10
       // Instr - incoming 32 bit instruction from imem, contains opcode, condition, addresses and
11
       // ReadData - data read out of the dmem
// WriteData - data to be written to the dmem
12
13
14
       // MemWrite - write enable to allowed WriteData to overwrite an existing dmem word
15
       // PC - the current program count value, goes to imem to fetch instruciton
16
       // ALUResult - Result of the ALU operation, sent as address to the dmem
17
18
       module arm (
19
            input
                      logic
                                         clk, rst,
            input logic [31:0] InstrF,
input logic [31:0] ReadData,
output logic [31:0] WriteDataM,
output logic [31:0] PC, ALURESUltM,
20
21
22
23
24
            output logic
                                        MemWrite
25
       );
26
27
             // datapath buses and signals
            logic [31:0] PCPrime, PCPlus4, PCPlus8, PCF; // pc signals logic [3:0] RA1, RA2; // regfile input a logic [31:0] RD1E, RD1D, RD2E, RD2D; // ra
28
29
                                                                     // regfile input addresses
                                                                                         // raw regfile outputs
30
       logic [3:0] ALUFlags; // alu combinational flag outputs logic [3:0] FlagsReg; // Flag output from recent CMP logic [31:0] ExtImm, SrcA, SrcB, ExtImmE; // immediate and alu inputs logic [31:0] ResultW; // computed or fetched value to be wrinto regfile or pc logic [31:0] RA1E, RA2E, SrcAE, SrcBE, InstrD, ALUResultE, ALUOutW, WriteDataE,
31
32
33
                                                                      // computed or fetched value to be written
34
35
       ReadDataW;
36
37
             // control signals
38
             logic PCSrc, MemToReg, ALUSrc, RegWrite, FlagWrite;
39
             logic [1:0] RegSrc, ImmSrc, ALUControl;
40
             logic PCSrcD, PCSrcE, PCSrcM, PCSrcW;
41
             logic RegwriteD, RegwriteE, RegwriteM, RegwriteW;
            logic MemToRegD, MemToRegE, MemToRegM, MemToRegW;
logic MemWriteD, MemWriteE, MemWriteM;
42
43
            logic Condexe;
logic [1:0] ALUControlD, ALUControlE;
logic BranchD, BranchE;
logic ALUSrcD, ALUSrcE;
logic StallF, StallD;
logic FlushD, FlushE;
logic ldrstall;
logic PCWrPendingE;
44
45
46
47
48
49
50
51
             logic PCWrPendingF;
52
             logic FlagWriteD, FlagWriteE;
53
             logic BranchTakenE;
54
             logic [3:0] FlagsE, Flags;
55
            logic [3:0] CondE;
logic [1:0] ForwardAE, ForwardBE;
56
57
            logic [3:0] WA3E, WA3M, WA3W;
58
59
             /* The datapath consists of a PC as well as a series of muxes to make decisions about
60
      which data words to pass forward and operate on. It is

** noticeably missing the register file and alu, which you will fill in using the
modules made in lab 1. To correctly match up signals to the
61
            ** ports of the register file and alu take some time to study and understand the logic
62
       and flow of the datapath.
63
                 _____
64
65
66
```

```
68
          // Checks if we are branching and change PC accordingly
 69
           always_comb begin
 70
             if(BranchTakenE) begin
 71
                 PCPrime = ALUResultE - 8;
             end else if(PCSrcW) begin
                 PCPrime = ResultW;
             end else begin
 75
                 PCPrime = PCPlus4;
 76
             end
 77
           end
 78
 79
           assign PCPlus4 = PCF + 'd4;
                                                               // default value to access next instruction
           assign PCPlus8 = PCPlus4 + ''d4;
 80
                                                             // value read when reading from reg[15]
 81
 82
           // update the PC, at rst initialize to 0
 83
           always_ff @(posedge clk) begin
               if (rst) PC <= '0;
 84
 85
                          PC <= PCPrime;
                else
 86
           end
 87
 88
           // determine the register addresses based on control signals
           // RegSrc[0] is set if doing a branch instruction
 89
           // RefSrc[1] is set when doing memory instructions assign RA1 = RegSrc[0] ? 4'd15 : InstrD[19:16]; assign RA2 = RegSrc[1] ? InstrD[15:12] : InstrD[ 3: 0];
 90
 91
 92
 93
 94
           // register memory
 95
           // when instructed, we write into the registers the value we want
 96
           // also read out any data that we request via our RA1 and RA2
 97
           reg_file u_reg_file (
 98
                .clk
                            (!c]k)
 99
                            (RegWriteW),
                .wr_en
100
                .write_data(Resultw),
                .write_addr(WA3W),
.read_addr1(RA1),
.read_addr2(RA2),
.read_data1(RD1D),
101
102
103
104
                .read_data2(RD2D)
105
106
           );
107
108
           // two muxes, put together into an always_comb for clarity
           // determines which set of instruction bits are used for the immediate
109
110
           always_comb begin
                         (ImmSrc == 'b00) ExtImm = {{24{InstrD[7]}},InstrD[7:0]};
111
                if
                                                                                                    // 8 bit
      immediate - reg operations
                else if (immSrc == 'b01) ExtImm = {20'b0, InstrD[11:0]};
112
                                                                                                   // 12 bit
      immediate - mem operations
113
               else
                                            ExtImm = \{\{6\{InstrD[23]\}\}\}, InstrD[23:0], 2'b00\}; // 24 bit
       immediate - branch operation
114
115
116
           assign SrcBE = (ALUSrcE) ? ExtImmE : WriteDataE;
117
118
119
120
           //data forwarding
121
           // Changes ForwardAE output depending on whether or not
122
           // execute stage register matches memory or writeback registers
123
           logic MATCH_1E_M, MATCH_2E_M, MATCH_1E_W, MATCH_2E_W;
124
           always_comb begin
             MATCH_1E_M = RA1E == WA3M;
125
126
             MATCH_2E_M = RA2E == WA3M;
             MATCH_1E_W = RA1E == WA3W;
MATCH_2E_W = RA2E == WA3W;
             if(MATCH_1E_M & RegwriteM) begin
ForwardAE = 2'b10;
130
             end else if (MATCH_1E_W & RegWriteW) begin
131
132
                 ForwardAE = 2'b01;
133
             end else begin
134
                 ForwardAE = 2'b00;
135
136
             if(MATCH_2E_M & RegWriteM) begin
```

```
ForwardBE = 2'b10;
137
138
            end else if (MATCH_2E_W & RegWriteW) begin
139
                ForwardBE = 2'b01;
140
            end else begin
                ForwardBE = 2'b00;
141
142
            end
143
          end
144
145
         //stalling and flushing
146
147
          assign PCSrcD = (RegWriteD & (InstrD[15:12] == 4'b1111));
          assign ldrstall = (MemToRegE) & ((RAI == WA3E) | (RA2 == WA3E));
148
149
          assign PCWrPendingF = PCSrcD | PCSrcE | PCSrcM;
150
          assign StallF = ldrstall | PCWrPendingF;
151
          assign FlushD = PCWrPendingF | PCSrcW | BranchTakenE;
152
          assign FlushE = ldrstall | BranchTakenE;
153
          assign StallD = ldrstall;
154
155
           // Forward multiplexer
156
          always_comb begin
157
             case(ForwardAE)
158
             2'b00 : begin
159
                SrcAE = (RA1E == 'd15) ? PCPlus8 : RD1E;
160
             end
             2'b01 : begin
161
162
                SrcAE = ResultW; //data forward to end
163
            end
164
             2'b10 : begin
165
                SrcAE = ALUResultM; //data forward to previous alu instruction
166
            end
167
            default : begin
168
                SrcAE = 0;
169
            end
170
            endcase
171
             case(ForwardBE)
172
              b00 : begin
173
                WriteDataE = (RA2E == 'd15) ? PCPlus8 : RD2E;
174
            end
             2'b01 : begin
175
176
               WriteDataE = ResultW; //data forward to end
177
            end
178
             2'b10 : begin
179
                WriteDataE = ALUResultM; //data forward to previous alu instruction
180
             end
181
            default : begin
182
                WriteDataE = 0;
183
            end
184
            endcase
185
          end
186
187
            √ instruction memory
188
          // contained machine code instructions which instruct processor on which operations to
      make
189
           // effectively a rom because our processor cannot write to it
190
          alu u_alu (
191
               .a
                            (SrcAE),
192
               .b
                            (SrcBE),
193
               .ALUControl
                            (ALUControlE),
194
               .Result
                            (ALUResultE),
195
               .ALUFlags
                            (ALUFlags)
196
          ):
197
198
          assign MemWrite = MemWriteM;
199
200
          // register 1
201
          always_ff@(posedge clk) begin
                if(rst | FlushD) begin
202
203
                   InstrD \leftarrow 0;
                end else if (StallD) begin
204
                   InstrD <= InstrD;</pre>
205
206
                end else begin
207
                   InstrD <= InstrF;</pre>
208
                end
```

```
209
210
                  if(rst) begin
211
                  PCF \leftarrow 0;
end else if (StallF) begin
212
213
                      PCF <= PCF;
214
                  end else begin
215
                      PCF <= PCPrime;</pre>
216
                  end
217
            end
218
219
            // register 2
220
            always_ff@(posedge clk) begin
221
                  if(rst | FlushE) begin
222
                      PCSrcE \leftarrow 0;
223
                      RegWriteE <= 0;</pre>
224
                      ALUControlE <= 0;
225
                      MemToRegE \leftarrow 0;
                      MemWriteE <= 0;
226
227
                      RD1E \leftarrow 0;
228
                      RD2E \leftarrow 0;
                      RA1E <= 0;
RA2E <= 0;
229
230
231
                      FlagWriteE <= 0;</pre>
232
                      CondE \leftarrow 0;
233
                      BranchE <= 0;
234
                      ALUSTCE \leftarrow 0;
235
                      flagsE \ll 0;
236
                      WA3E \leq 0;
237
                      ExtImmE \leq 0;
238
                  end else begin
239
                      PCSrcE <= PCSrcD;</pre>
240
                      RegWriteE <= RegWriteD;</pre>
241
                      ALUControlE <= ALUControlD;
242
                      MemToRegE <= MemToRegD;</pre>
243
                      MemWriteE <= MemWriteD;</pre>
                      RD1E <= RD1D;
RD2E <= RD2D;</pre>
244
245
                      RA1E <= RA1;
RA2E <= RA2;
246
247
248
                      FlagWriteE <= FlagWriteD;</pre>
249
                      ExtImmE <= ExtImm;</pre>
250
                      BranchE <= BranchD;</pre>
                      ALUSTCE <= ALUSTCD;
                      WA3E <=InstrD[15:12]
253
                      CondE <= InstrD[31:28];</pre>
254
                      if(FlagWriteE) begin
255
                          FlagsE <= ALUFlags;</pre>
256
                      end
257
                  end
258
            end
259
260
            // register 3
            always_ff@(posedge clk) begin
261
                   if(rst) begin
262
                      PCSrcM <= 0;
263
264
                      WA3M \ll 0;
265
                      ALUResultM <= 0;
266
                      WriteDataM \leq 0;
267
                      RegWriteM <= 0;</pre>
268
                      MemToRegM \leq 0;
                      MemWriteM <= 0;
269
270
                  end else begin
                      PCSrcM <= PCSrcE & CondExE;
271
                      WA3M <= WA3E;
                      ALUResultM <= ALUResultE;
274
                      WriteDataM <= WriteDataE;</pre>
275
                      RegWriteM <= RegWriteE & CondExE;</pre>
276
                      MemToRegM <= MemToRegE;</pre>
277
                      MemWriteM <= MemWriteE & CondExE;</pre>
278
                  end
279
            end
280
            assign BranchTakenE = (BranchE & CondExE);
281
```

```
283
           // register 4
284
           assign ResultW = (MemToRegW) ? ReadDataW : ALUOutW;
285
           always_ff@(posedge clk) begin
              if(rst) begin
286
287
                 PCSrcW <= 0;
288
                 RegWriteW \leq 0;
289
                 MemToRegW \leq 0;
290
                 ALUOutW \leftarrow 0;
291
                 ReadDataW \leq 0;
292
                 WA3W \ll 0;
293
             end else begin
294
                 PCSrcW <= PCSrcM;
295
                 RegWriteW <= RegWriteM;</pre>
296
                 MemToRegW <= MemToRegM;</pre>
297
                 ALUOutW <= ALUResultM;
298
                 ReadDataW <= ReadData;</pre>
299
                 WA3W <= WA3M;
300
             end
301
           end
302
303
           logic V = FlagsE[0];
           logic C = FlagsE[1];
logic Z = FlagsE[2];
304
305
           logic N = FlagsE[3];
306
307
308
           always_comb begin
309
           case(CondE)
310
               4'b0000: begin
                 CondExE = Z;
311
312
               end
313
               4'b0001: begin
314
                 CondExE = !Z;
315
               end
316
               4'b0010: begin
317
                 CondExE = C;
318
               end
319
               4'b0011: begin
320
                 CondExE = !C;
321
               end
               4'b0100: begin
322
323
                 CondExE = N;
324
               4'b0101: begin
325
326
                 CondExE = !N;
327
               end
328
               4'b0110: begin
329
                 CondExE = V;
330
               end
331
               4'b0111: begin
332
                 CondExE = !V;
333
               end
334
               4'b1000: begin
335
                 CondExE = !Z\&C;
336
               end
337
               4'b1001: begin
338
                 CondExE = Z \mid !C;
339
               end
340
               4'b1010: begin
341
                 CondExE = !(N \wedge V);
342
               end
               4'b1011: begin
343
                 CondExE = N \wedge V;
344
345
               end
346
               4'b1100: begin
347
                 CondExE = !Z \& !(N \land V);
348
               end
349
               4'b1101: begin
350
                 CondExE = Z \mid (N \land V);
351
               4'b1110: begin
353
                 CondExE = 1;
354
               end
```

282

```
4'b1111: begin
356
              CondExE = 1;
357
            end
            default : begin
359
              CondExE = 1;
360
            end
361
            endcase
362
         end
363
364
         /* The control conists of a large decoder, which evaluates the top bits of the
      instruction and produces the control bits
          ** which become the select bits and write enables of the system. The write enables
365
      (Regwrite, Memwrite and PCSrc) are
          ** especially important because they are representative of your processors current
366
      state.
367
          //-----
368
                CONTROL
369
370
371
372
373
         always_comb begin
374
             casez (InstrD[31:20])
375
                 376
377
      decides whether we use immediate or reg, but regardless we add
378
                     //PCSrcD
379
                     MemToRegD = 0;
380
                     MemWriteD = 0;
                     ALUSrcD = InstrD[25]; // may use immediate
381
                     RegWriteD = 1;
RegSrc = 'b00;
ImmSrc = 'b00;
ALUControlD = 'b00;
382
383
385
                     FlagWriteD = 0;
386
                     BranchD = 0;
387
388
                 end
389
                 // SUB (Imm or Reg)
12'b111000?00100 : begin // note that we use wildcard "?" in bit 25. That bit
390
391
      decides whether we use immediate or reg, but regardless we sub
392
                     //PCSrcD
393
                     MemToRegD = 0;
394
                     MemWriteD = 0;
395
                     ALUSrcD = InstrD[25]; // may use immediate
396
                     RegWriteD = 1;
                     RegSrc = 'b00;
ImmSrc = 'b00;
397
398
                     ALUControlD = 'b01;
399
400
                     FlagWriteD = 0;
                     BranchD = 0;
401
402
                 end
403
                 // CMP (Imm or Reg)
12'B111000?00101: begin // note that we use wildcard "?" in bit 25. That bit
404
405
      decides whether we use immediate or reg, but regardless we sub
406
                     //PCSrcD
                                 = 0:
407
                     MemToRegD = 0;
408
                     MemWriteD = 0;
409
                     ALUSrcD = InstrD[25]; // may use immediate
                     RegWriteD = 1;
410
                     RegSrc = 'b00;
ImmSrc = 'b00;
411
                     ALUControlD = b01:
414
                     FlagWriteD = 1;
415
                     BranchD = 0;
416
                 end
417
418
                 // AND
                 12'b111000000000 : begin
420
                     //PCSrcD = 0;
                     MemToRegD = 0;
421
```

Date: May 05, 2023

```
422
                            MemWriteD = 0;
423
                            ALUSrcD = 0;
                            RegwriteD = 1;

RegSrc = 'b00;

ImmSrc = 'b00;

ALUCOntrolD = 'b10;
424
425
426
                                                      // doesn't matter
                            FlagWriteD = 0;
                            BranchD = 0;
                       end
431
                       // ORR
12'b111000011000 : begin
432
433
434
                            //PCSrcD = 0;
435
                            MemToRegD = 0;
                            MemWriteD = 0;
436
437
                            ALUSrcD
                                       = 0;
438
                            RegWriteD = 1;
                                     = 'b00;
= 'b00;
439
                            RegSrc
                                                      // doesn't matter
440
                            ImmSrc
                            ALUControlD = 'b11:
441
442
                            FlagWriteD = 0;
443
                            BranchD = 0;
444
                       end
445
                       // LDR
12'b111001011001 : begin
446
447
448
                            //PCSrcD = 0;
449
                            MemToRegD = 1;
450
                            MemWriteD = 0;
451
                            ALUSrcD
                            RegWriteD = 1;

RegSrc = 'b10; // msb doesn

ImmSrc = 'b01;

ALUCOntrolD = 'b00; // do an add
452
                                                      // msb doesn't matter
453
454
455
                            FlagWriteD = 0;
                            BranchD = 0;
458
                       end
459
                       // STR
12'b111001011000 : begin
460
461
                            //PCSrcD = 0;
MemToRegD = 0; // doesn't matter
MemWriteD = 1;
462
463
464
465
                            ALUSrcD
466
                            RegWriteD = 0;
                            RegSrc = 'b10;
ImmSrc = 'b01;
467
                                                      // msb doesn't matter
468
                            ALUControlD = \frac{b00}{}; // do an add
469
470
                            FlagWriteD = 0;
471
                            BranchD = 0;
472
                       end
473
                       // B
12'b????1010???? : begin
474
475
                                case (InstrD[31:28])
4'b1110 : begin
476
477
478
                                            //PCSrcD = 1;
479
                                           MemToRegD = 0;
480
                                           MemWriteD = 0;
481
                                                       = 1;
                                            ALUSrcD
                                           RegWriteD = 0;
RegSrc = 'b01;
ImmSrc = 'b10;
ALUControlD = 'b00; // do an add
482
483
484
485
                                            FlagWriteD = 0;
486
487
                                            BranchD = 1;
488
                                      end
489
                                      // equal
4'b0000 : begin
490
491
492
                                           //PCSrcD = 1;
493
                                          MemToRegD = 0;
                                          MemWriteD = 0;
494
```

```
495
                                          ALUSrcD = 1;
                                          RegWriteD = 0;
RegSrc = 'b01;
ImmSrc = 'b10;
ALUControlD = 'b00;
496
497
498
499
500
                                          FlagWriteD = 0;
501
                                          BranchD = 1;
502
                                      end
503
                                      // not equal 4'b0001 : begin
504
505
506
                                          //PCSrcD = 1;
                                          MemToRegD = 0;
507
508
                                          MemWriteD = 0;
509
                                          ALUSrcD = 1;
510
                                          RegWriteD = 0;
                                          RegSrc = 'b01;
ImmSrc = 'b10;
511
512
513
                                          ALUControlD = b00; // do an add
514
                                          FlagWriteD = 0;
515
                                          BranchD = 1;
516
                                      end
517
518
                                      // Greater or Equal 4'b1010 : begin
519
520
                                          //PCSrcD = 1;
521
                                          MemToRegD = 0;
522
                                          MemWriteD = 0;
                                          ALUSrcD = 1;
523
                                          RegWriteD = 0;
RegSrc = 'b01;
ImmSrc = 'b10;
524
525
526
                                          ALUControlD = '\dot{b}00; // do an add
527
                                          FlagWriteD = 0;
                                          BranchD = 1;
530
                                      end
531
                                      // Greater
4'b1100 : begin
532
533
                                          //PCSrcD = 1;
534
535
                                          MemToRegD = 0;
536
                                          MemWriteD = 0;
                                          ALUSrcD = 1;
537
538
                                          RegWriteD = 0;
                                          RegSrc = 'b01;
ImmSrc = 'b10;
539
540
                                          ALUControlD = \frac{b00}{}; // do an add
541
542
                                          FlagWriteD = 0;
543
                                          BranchD = 1;
544
                                      end
545
546
                                      // Less or Equal
4'b1101 : begin
547
                                          //PCSrcD = 1;
548
549
                                          MemToRegD = 0;
550
                                          MemWriteD = 0;
551
                                          ALUSrcD = 1;
                                          RegWriteD = 0;

RegSrc = 'b01;

ImmSrc = 'b10;

ALUControlD = 'b00; // do an add
552
553
554
555
556
                                          FlagWriteD = 0;
557
                                          BranchD = 1;
                                      end
559
                                      // Less
4'b1011 : begin
560
561
                                          //PCSrcD = 1;
MemToRegD = 0;
562
563
                                          MemWriteD = 0;
564
565
                                          ALUSrcD = 1;
566
                                          RegWriteD = 0;
                                          RegSrc = b01;
567
```

```
568
569
                                                   ImmSrc = 'b10;
ALUControlD = 'b00; // do an add
570
571
572
573
                                                   FlagWriteD = 0;
BranchD = 1;
                                              end
                                              default: begin
  //PCSrcD = 0;
  MemToRegD = 0; // doesn't matter
  MemWriteD = 0;
  ALUSrcD = 0;
  PostWriteD = 0;
574
575
576
577
578
579
                                                   RegWriteD = 0;
                                                   RegSrc = 'b00;
ImmSrc = 'b00;
ALUControlD = 'b00; // do an add
580
581
582
                                                   FlagWriteD = 0;
BranchD = 0;
583
584
585
                                              end
586
587
                                       endcase
588
589
                            end
590
                       default: begin
    //PCSrcD
591
                                                 = 0:
592
593
                                     MemToRegD = 0;
594
                                     MemWriteD = 0;
595
                                     ALUSrcD = 0;
596
                                     RegWriteD = 0;
                                     RegSrc = 'b00;
ImmSrc = 'b00;
ALUControlD = 'b00;
597
598
599
600
                                     FlagWriteD = 0;
                                     BranchD = 0;
601
602
                       end
603
                      endcase
604
               end
605
606
         endmodule
607
```