ChipAte Requirements

Last updated: July 17, 2019 Prepared by: Eric Scrivner

1. Overview	1
2. The Chip8 Virtual Machine	2
2.1. CPU and Memory	3
2.1.1. CPU	3
2.1.1.1. Instruction Set	3
2.1.2. Memory	7
2.2. Timer, Speaker, and Keyboard	7
2.2.1. Timer	7
2.2.2. Speaker	8
2.2.3. Keyboard	8
2.3. Display	9
2.3.1. Digit Sprites	10
3. Open Questions	12
A. References	13

1. Overview

ChipAte is a program, written in Rust, that emulates the Chip8 and SuperChip8 virtual machines.

2. The Chip8 Virtual Machine

The Chip8 virtual machine, insofar as it concerns ChipAte, involves the classes and objects show in Figure 1.




Figure 1 Classes and objects of concern to ChipAte

Class	Description	See Section
timer	Timer that counts down at a rate of 60hz.	2.2
cpu	Central processing unit responsible for executing Chip8 instructions	2.1
memory	Addressable memory store used for large and long-lived data	2.1
display	64x32 monochrome display where data can be rendered.	2.3
speaker	Single tone speaker with its own 60hz countdown timer.	2.2
keyboard	16 key hexadecimal keypad.	2.2

2.1. CPU and Memory

2.1.1. CPU




Figure 2 CPU and related classes

The *cpu* of the Chip8 is the heart of the machine and executes programs in memory instruction-by-instruction. It executes instructions at approximately 500-540 Hz.

Attribute	Description
V	The 16 general purpose 8-bit registers. Typically referenced as V0 - VF. VF is a special flag register used by some instructions.
i	A 16-bit register used to store memory addresses. Since address space only goes from $0x000$ - $0xFFF$, only the lower 12 bits of the register are typically used.
рс	The program counter, stores the address of the next instruction to execute. Updated after each instruction execution.
sp	8-bit register that stores the index of the top of the stack.
stack	Array of 16 16-bit address values, used to track return addresses for nested subroutine calls.

2.1.1.1. Instruction Set

All Chip8 instructions are exactly 2 bytes (16-bits) long. The first byte of each instruction should be located at an even numbered address. Chip8 programs are stored in big endian format.

The following designations are used to describe specific portions of instructions

Designation	Definition
nnn	The lowest 12 bits of an instruction.
n	The lowest 4 bits (nibble) of an instruction.
Х	The lower 4 bits of the high byte of an instruction.
у	The upper 4 bits of the low byte of an instruction.
kk	The lowest 8 bits of an instruction.

The following is the complete description of the Chip8 instruction set:

Hex	Instruction	Definition
0nnn	SYS nnn	Jump to the routine at address <i>nnn</i> .
		pc := nnn
00E0	CLS	Clear screen.
00EE	RET	Return from subroutine.
		pc := top(stack) sp := sp - 1
1 <i>nnn</i>	JP nnn	Unconditional jump to address nnn.
		pc := nnn
2nnn	CALL nnn	Call subroutine at <i>nnn</i> .
		<pre>push(stack, pc) sp := sp + 1 pc := nnn</pre>
3xkk	SE Vx, kk	Skip the next instruction if register $vx = kk$.
4xkk	SNE ∇x , kk	Skip the next instruction if register $vx \neq kk$.
5 <i>xy</i> 0	SE Vx , Vy	Skip the next instruction if register $vx = vy$.
6xkk	LD Vx, kk	Set register $vx := kk$.
7xkk	ADD Vx , kk	Set register $vx := vx + kk$.
8 <i>xy</i> 0	LD Vx, Vy	Set register $vx := vy$.
8 <i>xy</i> 1	OR Vx , Vy	Set register $vx := vx \lor vy$.
8 <i>xy</i> 2	AND Vx , Vy	Set register $vx := vx \wedge vy$.

8 <i>xy</i> 3	XOR Vx, Vy	Set register $vx := vx - vy$.
8 <i>xy</i> 4	ADD Vx , Vy	Set register $vx := vx + vy$.
		Set register $vf := 1$ if result overflows 8-bits and is > 255, otherwise set register $vf := 0$.
8 <i>xy</i> 5	SUB Vx , Vy	Set register $vx := vx - vy$.
		Set register $vf := 1$ if $vx > vy$, otherwise set register $vf := 0$.
8 <i>xy</i> 6	SHR Vx	Set register $vx := vx \gg 1$.
		Set register $vf := 1$ if the least significant bit of vx is 1, otherwise set $vf := 0$.
8 <i>xy</i> 7	SUBN Vx, Vy	Set register $vx := vy - vx$.
		Set register $vf := 1$ if $vy > vx$, otherwise set register $vf := 0$.
8xyE	SHL Vx	
		Set register $vx := vx \ll 1$.
		Set register $vf := 1$ if the most significant bit of vx is 1.
9 <i>xy</i> 0	SNE Vx , Vy	Skip the next instruction if $vx \neq vy$.
Annn	LD I, nnn	Set register $i := nnn$.
Bnnn	JP V0, nnn	Jump to address $nnn + v0$.
		pc := nnn + v0
Cxkk	RND Vx , kk	Set $vx := rand8() \wedge kk$.
		Where rand8() returns a random 8-bit value.
Dxyn	DRW $\forall x, \forall y, n$	Load n -byte sprite from address i . Display on screen at location (v x , v y).
		Sprites are XORed onto the frame buffer. VF is set to 1 if a pixel goes from a 1 to a 0, otherwise it is set to 0.
		Drawing wraps around if it goes past the edge of the screen.
Ex9E	SKIP Vx	Skip the next instruction if the key with value vx is pressed.

ExA1	SKNP Vx	Skip the next instruction if the key with value vx is not pressed.
F <i>x</i> 07	SET Vx , DT	Set register $vx := value of delay timer.$
Fx0A	LD Vx, K	Wait for a key press, store the value in vx .
		All execution stops until a key is pressed.
F <i>x</i> 15	LD DT, Vx	Set delay timer := vx .
F <i>x</i> 18	LD ST, Vx	Set sound timer := vx .
Fx1E	ADD I, Vx	Set register $i := i + vx$.
F <i>x</i> 29	LD F, Vx	Set $i := address of sprite for digit vx$.
F <i>x</i> 33	LD B, Vx	Store the BCD representation of Vx at addresses i, i + 1, and i + 2.
F <i>x</i> 55	LD [I], V <i>x</i>	Store registers v0 through vx in memory starting at location i.
F <i>x</i> 65	LD Vx , [I]	Read values starting at memory location i into register v0 through vx.

The Super-Chip8 adds the following additional opcodes:

Hex	Instruction	Definition
00Cn	SCD n	Scroll the display down n lines.
00FB	SCR	Scroll the display 4 pixels right.
00FC	SCL	Scroll the display 4 pixels left.
00FD	EXIT	Exit CHIP interpreter.
00FE	LOW	Disable extended screen mode from 64x128 to 32x64 pixels.
00FF	HIGH	Enable extended screen mode from 32x64 to 64x128 pixels.
Dxy0	DRW Vx, Vy, 0	Show at $16x16$ sprite starting from address i at (Vx, Vy) .
F <i>x</i> 30	LD F10, V <i>x</i>	Set $i := address of 10$ byte sprite for digit vx .
F <i>x</i> 75	LD R, Vx	Store registers v0 through vx in RPL user flags. $x \le 7$.
F <i>x</i> 85	LD Vx, R	Load registers v0 through vx from RPL user flags. $x \le 7$.

R-1 ChipAte supports both Chip8 and SuperChip8 instruction sets.

2.1.2. Memory




Figure 3 Memory and related classes

Attribute Description

data 4,096 bytes of addressable memory.

The Chip8 contains 4,096 bytes of addressable memory from address 0x000 (0) to address 0xFFF (4,095).

R-2 Chip8 programs are loaded into address 0x200 (512)

2.2. Timer, Speaker, and Keyboard

2.2.1. Timer




Figure 4 Timer and related classes

Attribute Description

delay_timer 8-bit delay timer, counts down to 0 at a rate of 60Hz when > 0.

The Chip8 contains a delay timer. The delay timer has a single register, dt. When dt is > 0, it counts down to zero by subtracting one at a rate of 60Hz.

2.2.2. Speaker




Figure 5 Speaker and related classes

Attribute Description

sound_timer 8-bit sound timer, counts down to 0 at a rate of 60Hz when > 0.

The Chip8 also contains a speaker that produces a single tone.

R-3 ChipAte will play a middle C tone (262Hz) when the speaker is on.

The speaker contains its own sound timer. The sound timer has a single register st. When st is > 0, it counts down to zero by subtracting one at a rate of 60Hz.

The speaker plays the same tone for as long as the sound timer is non-zero.

2.2.3. Keyboard



Figure 6 Keyboard and related classes

Attribute Description

keys 16 available keys on the Chip8 keyboard. This is a key map indicating whether or not a given key is pressed.

The keyboard on the Chip8 had the following layout associating keys with hexadecimal values:

1	2	3	C
4	5	6	D
7	8	9	Е
A	0	В	F

R-4 ChipAte should map the keys onto the keyboard in the same layout as the original, as shown below:

1	2	3	4
Q	W	Е	R
A	S	D	F
Z	X	С	V

2.3. Display




Figure 7 Display and related classes

Attribute	Description
memory	128x64 pixel frame buffer used for rendering video.
	In the default case only 64x32 pixels are available for usage. When high_resolution mode is active, the whole frame buffer is available for usage.
high_resolution	Indicates whether or not the display is operating in high resolution (128x64 pixel) mode.

- R-5 The display frame buffer initially contains all 0 values.
- R-6 The display is initially in low resolution mode.

2.3.1. Digit Sprites

The Chip8 virtual machine contains a set of font sprites representing the hexadecimal digits 0 - F.

R-7 The digit sprites must be located somewhere in the address space 0x000 - 0x1FF. They are defined in the following table:

Digit	Sprite Bytes	Pixel Representation
0	0xF0	***
	0x90	* *
	0x90	**
	0x90	**
	0xF0	***
1	0x20	*.
	0x60	.**.
	0x20	*.
	0x20	*.
	0x70	• * * *
2	0xF0	***
	0x10	*
	0xF0	***
	0x80	*
	0xF0	***
3	0xF0	***
	0x10	*
	0xF0	***
	0x10	*
	0xF0	***
4	0x90	**
	0x90	**
	0xF0	***
	0x10	*
	0x10	*
5	0xF0	***

10

	1	
	0x80	*
	0xF0	***
	0x10	*
	0xF0	***
	OALO	
6	0xF0	***
	0x80	*
	0xF0	***
	0x90	**
	0xF0	***
	OAI O	
7	0xF0	***
	0x10	*
	0x20	*.
	0x40	.*
	0x40	.*
	07110	
8	0xF0	***
	0x90	**
	0xF0	***
	0x90	**
	0xF0	***
9	0xF0	***
	0x90	**
	0xF0	***
	0x10	*
	0xF0	***
A	0xF0	***
A	0x90	**

	0xF0	**
	0x90	
	0x90	**
В	0xE0	***.
	0x90	*.*
	0xE0	***.
	0x90	**
	0xE0	***.
	3	
C	0xF0	***
	0x80	*
	0x80	*
	0x80	*
	0xF0	***
D	0xE0	***.
	<u> </u>	

	0x90 0x90 0x90 0xE0	* * * * * * * *
Е	0xF0 0x80 0xF0 0x80 0xF0	**** * • • • **** * • • • ****
F	0xF0 0x80 0xF0 0x80 0x80	**** * • • • * * * • • * • • • •

3. Open Questions

• Should the sound and delay timers be coupled together or separately?

A. References

<u>S-CHIP8 V1.1</u> SuperChip8 specification including new instructions

<u>Specification</u> and screen mode description.

<u>CowGod's Chip8</u> Very nice, concise, and thorough Chip8 reference

<u>Technical Reference</u> documentation.

<u>CPU Emulation</u> Useful additional documentation on SuperChip8

Course At Cornell opcodes here.