Synthesized Verilog Project
Eric Wu 75286914
University of British Columbia

Modified FSM modules

Due to delay in actual gates, combination logic in my original verilog design failed to operate normally. To fix that, both "fsm" and "num_capture" we're modified.

num_capture:

For my fsm to operate normally, press_val has to be ready before num_press gets logic 1. (For if statements in S11- S20)

I changed "num_press = ~delay_reg & key_press" to "num_press = ~delay_reg & key_press & (press_val != 4'b1111)" (line 55) to make sure press_val has the pressed number value before num_press is declared.

For press_val assignment, I changed "always_ff @(posedge num_press)" to "always_comb" (line 60) for the same reason mentioned above. My FSM design was also changed because of this which will be discussed below.

fsm:

```
Hotel safe box lock FSM
                (c) Copyright Eric Wu
All rights reserved.
                Author: Eric Wu
                Email: ew820120@gmail.com
Student ID: 75286914
   10
11
12
                Description:
    13
14
15
               A FSM that goes through three main stages.
- Setting up security code S0~S4
- Setting up customer code S5~S9
   16
17
18
19
20
21
22
                - Unlocking and Resetting S10~S20
                Security code saved in sc[15:0]
Customer code saved in cc[15:0]
                     clk
                                              - clock
                    zero
                                             - button signal for zero (pressed = 1, unpressed = 0)

- button signal for one (pressed = 1, unpressed = 0)

- button signal for two (pressed = 1, unpressed = 0)

- button signal for three (pressed = 1, unpressed = 0)
   23
24
25
26
27
28
29
                      three
                                            - button signal for three (pressed = 1, unpressed = 0)
- button signal for four (pressed = 1, unpressed = 0)
- button signal for five (pressed = 1, unpressed = 0)
- button signal for six (pressed = 1, unpressed = 0)
- button signal for seven (pressed = 1, unpressed = 0)
- button signal for eight (pressed = 1, unpressed = 0)
- button signal for nine (pressed = 1, unpressed = 0)
- button signal for enter (pressed = 1, unpressed = 0)
- button signal for enter (pressed = 1, unpressed = 0)
- signal for force initialization (state goes to S0)
- button signal for resetting cc(15:0) (pressed = 1, unpressed = 0)
- button signal for clearing previous entered numbers (pressed = 1, unpressed = 0)
                     four
five
                      six
                      seven
    30
31
32
33
34
35
36
                       eight
                      nine
                      enter
                     init
                     clear
    37
38
39
                  press_val
                                                        - value of number pressed (for HEX display purposes, which is not included in this project) - lock signal, locked = 1, unlocked = 0 (controls the actual lock)
   40
41
42
43
45
46
          module fsm(input logic clk,
                                    input logic zero, one, two, three, four, five, six, seven, eight, nine, enter, input logic init, reset, clear, output logic [3:0] press_val,
47
48
49
50
51
                                    output logic lock,
                               //Just for debugging
52
53
54
55
                                    output logic [5:0] state,
output logic [15:0] sc, cc);
56
            //instantiation of num_capture
57
58
59
          logic num press;

[num_capture asdf(.zero(zero), .one(one), .two(two), .three(three), .four(four), .five(five), .six(six), .seven(seven), .eight(eight), .nine(nine),
                                                 .clk(clk), .press_val(press_val), .num_press(num_press));
60
 61
             //internal signals
62
63
64
65
66
67
             logic [7:0] ctrl;
             logic [14:0] superstate, next_superstate;
            //state register
             always ff @(posedge clk)
68
69
70
71
            if (init) superstate <= {9'b0_00000011, 6'd0};
else superstate <= next superstate;</pre>
              //outputs(state_bits and further comb logic)
          assign lock = superstate[14];
assign ctrl = superstate[13:6];
assign state = superstate[5:0];
```

```
//sc, cc assignment using control bit
77
      always comb
78
    ⊟case(ctrl)
79
      8'b00000011: sc = 16'd0;
80
      8'b00000001: sc[3:0] = press_val;
81
      8'b00000010: sc[7:4] = press_val;
      8'b00000100: sc[11:8] = press_val;
8'b00000100: sc[15:12] = press_val;
82
83
      8'b00110000: cc = 16'd0:
84
      8'b00010000: cc[3:0] = press_val;
85
86
      8'b00100000: cc[7:4] = press val;
87
      8'b010000000: cc[11:8] = press_val;
88
      8'b100000000: cc[15:12] = press_val;
89
    default: begin
90
     sc = sc;
      cc = cc;
91
92
      end
93
      endcase
94
        //next state logic
 97
 98
        always_comb
 99
      case (superstate)
100
101
102
```

```
//Project2 Added states(for writing)
      //S21
103
104
      //saves first number for sc
      {9'b0_00000001, 6'd21}: next_superstate = {9'b0_00000000, 6'd1};
105
106
      //522
107
108
       //saves second number for sc
109
      {9'b0_00000010, 6'd22}: next_superstate = {9'b0_00000000, 6'd2};
110
111
112
       //saves third number for sc
113
      {9'b0_00000100, 6'd23}: next_superstate = {9'b0_00000000, 6'd3};
114
115
      //saves fourth number for sc
116
117
      {9'b0_00001000, 6'd24}: next_superstate = {9'b0_00000000, 6'd4};
118
119
120
      //saves first number for cc
121
      {9'b0_00010000, 6'd25}: next_superstate = {9'b0_00000000, 6'd6};
122
123
124
      //saves second number for cc
125
      {9'b0 00100000, 6'd26}: next superstate = {9'b0 00000000, 6'd7};
126
127
      //saves third number for cc
128
129
      {9'b0_01000000, 6'd27}: next_superstate = {9'b0_00000000, 6'd8};
130
131
       //528
132
       //saves fourth number for cc
133
      {9'b0_10000000, 6'd28}: next_superstate = {9'b0_00000000, 6'd9};
134
```

```
/*Security code setup*/
 136
 137
          //S0
 138
 139
          //wait for number press
 140
        [ {9'b0_00000011, 6'd0}: begin
         if (num_press) next_superstate = {9'b0_00000001, 6'd21};
else next_superstate = {9'b0_00000011, 6'd0};
 141
 142
 143
 145
 146
          //wait for number press
        ∃{9'b0 00000000, 6'd1}: begin
 147
         if (clear) next superstate = {9'b0 00000011, 6'd0};
 148
          else if (num_press) next_superstate = {9'b0_00000010, 6'd22};
 149
 150
          else next_superstate = {9'b0_00000000, 6'dl};
 151
         end
 152
 153
 154
         //wait for number press
 155
        ∃{9'b0 00000000, 6'd2}: begin
 156
         if (clear) next_superstate = {9'b0_00000011, 6'd0};
          else if (num_press) next_superstate = {9'b0_00000100, 6'd23};
 157
          else next_superstate = {9'b0_00000000, 6'd2};
 158
 159
          end
 160
 161
         //S3
//wait for number press
 162
        | 7/wall for number press | 19'b0_0000000, 6'd3}; begin | if (clear) next superstate = {9'b0_00000011, 6'd0}; else if (num_press) next_superstate = {9'b0_00001000, 6'd24}; else next_superstate = {9'b0_00000000, 6'd3};
 163
 164
 165
 166
 167
          end
 168
         //54
 169
          //wait for enter press
 170
        = {9'b0_00000000, 6'd4}: begin
 172
          if (clear) next_superstate = {9'b0_00000011, 6'd0};
 173
          else if (enter) next_superstate = {9'b0_00110000, 6'd5};
else next_superstate = {9'b0_00000000, 6'd4};
 174
 175
          end
       /*Customer code setup*/
180
         //55
 181
         //wait for number press
 182
 183
       -{9'b0 00110000, 6'd5}: begin
        if (num_press) next_superstate = {9'b0_00010000, 6'd25};
 184
        else next_superstate = {9'b0_00110000, 6'd5};
 185
 186
         end
 187
        //S6
//wait for number press
 188
 190
       ⊟{9'b0_00000000, 6'd6}: begin
 191
        if (clear) next_superstate = {9'b0_00110000, 6'd5};
        else if (num press) next_superstate = {9'b0_00100000, 6'd26};
else next_superstate = {9'b0_00000000, 6'd6};
 192
 193
 194
         end
 195
       //S7
//wait for number press

[49'b0_00000000, 6'd7}: begin
 196
 197
 198
        if (clear) next_superstate = {9'b0_00110000, 6'd5};
else if (num_press) next_superstate = {9'b0_01000000, 6'd27};
 199
 200
201
         else next_superstate = {9'b0_00000000, 6'd7};
202
         end
203
 204
 205
         //wait for number press
 206
       [ {9'b0 00000000, 6'd8}: begin
        if (clear) next_superstate = {9'b0_00110000, 6'd5};
else if (num_press) next_superstate = {9'b0_10000000, 6'd28};
else next_superstate = {9'b0_00000000, 6'd8};
 207
208
 209
210
211
       //S9
//wait for enter press
== {9'b0_00000000, 6'd9}: begin
212
213
 214
        if (clear) next_superstate = {9'b0_00110000, 6'd5};
215
216
          else if (enter) next_superstate = {9'bl_00000000, 6'dl0};
217
         else next_superstate = {9'b0_00000000, 6'd9};
218
219
         end
```

```
221
          //Unlock and Reset states
222
223
           //510
224
225
           //Wait for reset or num_press, compare press_val with cc[3:0] if num_press
226
227
        = {9'bl_00000000, 6'dl0}: begin
| if (reset) next_superstate = {9'bl_00000000, 6'dl1};
        | lelse if (num_press) begin | if (press_val == cc[3:0]) next_superstate = {9'bl_00000000, 6'dl8}; | else next_superstate = {9'bl_00000000, 6'dl5};
228
230
231
               end
232
           else next_superstate = {9'bl_00000000, 6'dl0};
233
234
           end
235
236
           //S11
        //compare sc[3:0] with press_val

= [9'bl_00000000, 6'dll]: begin

if (clear) next_superstate = [9'bl_00000000, 6'dl0];
237
238
239
        Delse if (num_press) begin
   if (press_val == sc[3:0]) next_superstate = {9'bl_00000000, 6'dl2};
   else next_superstate = {9'bl_00000000, 6'dl5};
   end
240
241
242
          else next_superstate = {9'bl_00000000, 6'dll};
end
244
245
246
247
        //compare sc[7:4] with press_val

E[9'bl_00000000, 6'dl2}: begin

if (clear) next_superstate = {9'bl_00000000, 6'dl0};
248
249
250
251
        = lise if (num press) begin if (press val == sc[7:4]) next_superstate = {9'bl_00000000, 6'dl3}; else next_superstate = {9'bl_00000000, 6'dl6}; end
252
253
254
          else next_superstate = {9'bl_00000000, 6'dl2};
255
256
           end
257
258
           //513
259
260
        //compare sc[11:8] with press_val

= {9'bl_000000000, 6'dl3}: begin
          if (clear) next_superstate = {9'bl_00000000, 6'dl0};
262
        Pelse if (num_press) begin
    if (press_val == sc[11:8]) next_superstate = {9'bl_00000000, 6'dl4};
    else next_superstate = {9'bl_00000000, 6'dl7};
263
264
265
266
267
           else next_superstate = {9'b1_00000000, 6'd13};
           end
```

```
//compare sc[15:12] with press val
       = {9'bl_00000000, 6'dl4}: begin
| if (clear) next superstate = {9'bl_00000000, 6'dl0};
      | else if (num press) begin
| if (press_val == sc[15:12]) next_superstate = {9'b0_00110000, 6'd5};
| else next_superstate = {9'b1_00000000, 6'd10};
274
275
276
277
         else next_superstate = {9'bl_00000000, 6'd14};
278
279
280
281
         //S15
282
        //counterfeit state
                 00000000, 6'd15}: begin
        if (clear) next_superstate = {9'bl_00000000, 6'dl0};
else if (num_press) next_superstate = {9'bl_00000000, 6'dl6};
284
285
         else next_superstate = {9'bl_00000000, 6'd15};
286
287
288
289
290
         //counterfeit state
       = {9'b1_00000000, 6'd16}: begin
        if (clear) next_superstate = {9'bl_0000000, 6'd10};
else if (num_press) next_superstate = {9'bl_0000000, 6'd17};
292
294
295
         else next_superstate = {9'bl_00000000, 6'd16};
296
        //517
297
        //counterfeit state
299
       [9'bl_00000000, 6'd17}: begin
        if (clear) next_superstate = {9'bl_0000000, 6'd10};
else if (num_press) next_superstate = {9'bl_0000000, 6'd10};
300
         else next_superstate = {9'bl_00000000, 6'd17};
302
303
304
305
307
        //compare cc[7:4] with press val
       ={9'bl_00000000, 6'dl8}: begin
308
        if (clear) next_superstate = {9'bl_00000000, 6'dl0};
309
310
       else if (num press) begin
    if (press_val == cc[7:4]) next_superstate = {9'bl_00000000, 6'dl9};
312
             else next_superstate = {9'bl_00000000, 6'd16};
313
314
         else next_superstate = {9'bl_00000000, 6'd18};
315
         end
328
        //compare cc[15:12] with press_val
        {9'bl_00000000, 6'd20}: begin
if (clear) next_superstate = {9'bl_00000000, 6'd10};
    ₽{9'bl
332
    Delse if (num_press) begin
if (press_val == cc[15:12]) next_superstate = {9'b0_00110000, 6'd5};
334
           else next_superstate = {9'bl_00000000, 6'dl0};
336
        else next superstate = {9'b1 00000000, 6'd20};
337
338
339
340
        default: next_superstate = {9'b0_00000011, 6'd0};
341
342
       endcase
343
       endmodule
```


For my previous fsm design, press_value was being constantly written into sc or cc when waiting for next number press. This is problematic when actual delay is added. To fix that, instead of giving sc and cc value during a state, I created a ctrl signal that controls the assigning of sc and cc and declared it as state bits. To work with the new design, 8 more states were added for writing (line 100 -> 135). Now S0 - S9 waits for the next signal without constantly writing press_val to cc or sc making the fsm work even when press_val gets the new value before num_press (which is what we're getting now with new num_capture design). The output lock signal was also change into a state bit as I was experiencing some bugs when I assigned it in states. S10 - S20 works exactly the same as before.

I used the same testbench for simulation because the new design has same behavior as the old design, just a bonus state when writing.

Updated State Diagram

States after S10 are the same so it is not included.

Block diagrams are not included because it is the same as the old design. (Outputs were not changed)



Mapped Verilog generated by RTL Compiler

```
1
 2
      // Generated by Cadence Encounter(R) RTL Compiler RC14.13 - v14.10-s027 1
 3
      // Verification Directory fv/fsm
 6
    module num_capture(zero, one, two, three, four, five, six, seven,
7
           eight, nine, clk, press val, num press);
        input zero, one, two, three, four, five, six, seven, eight, nine, clk;
8
9
        output [3:0] press val;
10
        output num press;
11
        wire zero, one, two, three, four, five, six, seven, eight, nine, clk;
12
        wire [3:0] press val;
13
        wire num press;
14
        wire delay reg, n 1, n 2, n 3, n 4, n 5, n 6, n 7;
15
        wire n 8, n 9, n 10, n 11, n 12, n 13, n 14, n 15;
        wire n 16, n 17, n 18, n 19, n 20, n 21, n 22, n 23;
16
17
        wire n 24, n 25, n 26, n 27, n 28, n 29, n 30, n 31;
        wire n 32, n 33, n 34, n 35, n 36, n 37, n 38, n 39;
18
        wire n 40, n 41, n 43, n 44, n 45;
19
        NOR2 X1 g638(.A1 (n_44), .A2 (delay_reg), .ZN (num_press));
20
21
        NAND2_X1 g639(.Al (n_45), .A2 (n_28), .ZN (press_val[3]));
22
        NAND2_X1 g640(.Al (n_45), .A2 (n_41), .ZN (press_val[2]));
23
       NAND4 X1 g641(.A1 (n 45), .A2 (n 39), .A3 (n 31), .A4 (n 27), .ZN
24
             (press val[1]));
25
        INV X1 g642(.I (n 45), .ZN (n 44));
26
        NAND4 X1 g643 (.A1 (n 43), .A2 (n 31), .A3 (n 28), .A4 (n 27), .ZN
27
             (n 45));
28
        AND3_X2 g644(.Al (n_41), .A2 (n_37), .A3 (n_36), .Z (n_43));
29
        AND4_X1 g645(.Al (n_38), .A2 (n_37), .A3 (n_32), .A4 (n_31), .Z
30
             (press val[0]));
        NOR2 X1 g646(.A1 (n 40), .A2 (n 34), .ZN (n 41));
31
32
        NAND2_X1 g647(.A1 (n_39), .A2 (n_25), .ZN (n_40));
        NOR2_X1 g648(.A1 (n_33), .A2 (n_35), .ZN (n_39));
33
34
        NOR2 X1 g649(.A1 (n 34), .A2 (n 20), .ZN (n 38));
35
        NAND3_X1 g650(.A1 (n 26), .A2 (n 4), .A3 (zero), .ZN (n 37));
36
        NAND3 X1 g651(.Al (n 26), .A2 (n 5), .A3 (one), .ZN (n 36));
37
        NOR4 X1 g652(.A1 (n 24), .A2 (six), .A3 (five), .A4 (four), .ZN
38
             (n 35));
39
        NOR2_X1 g653(.Al (n_29), .A2 (six), .ZN (n_34));
40
        INV X1 g654(.I (n 32), .ZN (n 33));
41
        NAND2_X1 g655(.Al (n_30), .A2 (six), .ZN (n_32));
42
    NAND4 X1 g656(.Al (n 16), .A2 (n 7), .A3 (n 1), .A4 (two), .ZN
43
             (n 31));
44
    DFFRNQ X1 delay reg reg(.RN (1'bl), .CLK (clk), .D (n 23), .Q
45
             (delay reg));
46
        NOR2 X1 g658(.A1 (n 22), .A2 (four), .ZN (n 30));
47
        NAND2 X1 g659(.Al (n 21), .A2 (four), .ZN (n 29));
48
        AOI21 X1 g660(.Al (n 19), .A2 (nine), .B (n 20), .ZN (n 28));
49
        NAND3 X1 g661(.A1 (n 16), .A2 (n 10), .A3 (three), .ZN (n 27));
```

```
NOR3 X1 g662(.A1 (n 15), .A2 (three), .A3 (two), .ZN (n_26));
50
51
        NAND3 X1 g663(.Al (n 18), .A2 (n 8), .A3 (five), .ZN (n 25));
52
        NAND2 X1 g664(.A1 (n 18), .A2 (seven), .ZN (n 24));
53
        NAND2 X1 g665(.A1 (n 18), .A2 (n 11), .ZN (n 23));
        INV X1 g666(.I (n 21), .ZN (n 22));
54
        NOR3 X1 g667(.Al (n 17), .A2 (five), .A3 (seven), .ZN (n 21));
55
56
        NOR3 X1 g668(.A1 (n 14), .A2 (n 3), .A3 (nine), .ZN (n 20));
57
        NOR2 X1 g669(.A1 (n 14), .A2 (eight), .ZN (n 19));
58
        INV X1 g670(.I (n 18), .ZN (n 17));
59
        NOR3_X1 g671(.Al (n_12), .A2 (eight), .A3 (nine), .ZN (n_18));
60
        INV X1 g672(.I (n 15), .ZN (n 16));
61
        NAND3 X1 g673(.Al (n 11), .A2 (n 3), .A3 (n 2), .ZN (n 15));
        NAND2 X1 g674(.A1 (n 13), .A2 (n 11), .ZN (n 14));
62
63
        INV X1 g675(.I (n 12), .ZN (n 13));
       NAND2 X1 g676(.Al (n 10), .A2 (n 1), .ZN (n 12));
64
65
       NOR2 X1 g677(.A1 (n 9), .A2 (five), .ZN (n 11));
66
       NOR2 X1 g678(.A1 (n 6), .A2 (two), .ZN (n 10));
67
        INV X1 g679(.I (n 8), .ZN (n 9));
       NOR3 X1 g680(.A1 (six), .A2 (four), .A3 (seven), .ZN (n 8));
68
        INV X1 g681(.I (n 6), .ZN (n 7));
69
70
       NAND2 X1 g682 (.A1 (n 5), .A2 (n 4), .ZN (n 6));
71
        INV X1 g683(.I (zero), .ZN (n 5));
72
        INV X1 g684(.I (one), .ZN (n 4));
        INV X1 g685(.I (eight), .ZN (n_3));
73
74
        INV_X1 g686(.I (nine), .ZN (n_2));
        INV X1 g687(.I (three), .ZN (n 1));
75
76
      endmodule
77
78
    module fsm map(clk, zero, one, two, three, four, five, six, seven, eight,
79
           nine, enter, init, reset, clear, press val, lock, state, sc, cc);
80
        input clk, zero, one, two, three, four, five, six, seven, eight,
81
            nine, enter, init, reset, clear;
82
        output [3:0] press val;
83
       output lock;
84
       output [5:0] state;
85
       output [15:0] sc, cc;
86
       wire clk, zero, one, two, three, four, five, six, seven, eight, nine,
87
            enter, init, reset, clear;
88
       wire [3:0] press val;
89
       wire lock;
90
       wire [5:0] state;
91
       wire [15:0] sc, cc;
92
       wire [14:0] superstate;
93
       wire n_1, n_2, n_3, n_4, n_5, n_6, n_7, n_8;
94
       wire n_9, n_10, n_11, n_12, n_13, n_14, n_15, n_16;
```

```
wire n 9, n 10, n 11, n 12, n 13, n 14, n 15, n 16;
 94
 95
         wire n 17, n 18, n 19, n 20, n 21, n 22, n 23, n 25;
 96
         wire n 26, n 27, n 28, n 29, n 30, n 31, n 32, n 33;
         wire n 34, n 35, n 36, n 37, n 38, n 39, n 40, n 41;
 97
 98
         wire n 42, n 43, n 44, n 45, n 46, n 47, n 48, n 49;
 99
         wire n 50, n 51, n 52, n 53, n 54, n 55, n 56, n 57;
100
         wire n 58, n 59, n 60, n 61, n 62, n 63, n 64, n 65;
101
         wire n_66, n_67, n_68, n_69, n_70, n_71, n_72, n_73;
102
         wire n_74, n_75, n_76, n_77, n_78, n_79, n_80, n_81;
103
         wire n 82, n 83, n 84, n 85, n 86, n 87, n 88, n 89;
         wire n 90, n 91, n 92, n 93, n 94, n 95, n 96, n 97;
104
         wire n 98, n 99, n 100, n 101, n 102, n 103, n 104, n 105;
105
106
         wire n 106, n 107, n 108, n 109, n 110, n 111, n 112, n 113;
107
         wire n 114, n 115, n 116, n 117, n 118, n 119, n 120, n 121;
108
         wire n 122, n 123, n 124, n 125, n 126, n 127, n 128, n 129;
109
         wire n 130, n 131, n 132, n 133, n 134, n 135, n 136, n 137;
110
         wire n 138, n 139, n 140, n 141, n 142, n 143, n 144, n 145;
111
         wire n 146, n 147, n 148, n 149, n 150, n 151, n 152, n 154;
112
         wire n_155, n_156, n_157, n_158, n_159, n_160, n_161, n_162;
113
         wire n 163, n 164, n 165, n 166, n 167, n 168, n 169, n 170;
         wire n 171, n 172, n 173, n 175, n 176, n 177, n 178, n 179;
114
         wire n 180, n 181, n 182, n 183, n 184, n 185, n 186, n 187;
115
         wire n 188, n 189, n 190, n 191, n 192, n 193, n 194, n 195;
116
117
         wire n 196, n 197, n 198, n 199, n 200, n 201, n 202, n 203;
118
         wire n 204, n 206, n 207, n 208, n 209, n 210, n 211, n 212;
         wire n 213, n 214, n 215, n 216, n 217, n 218, n 219, n 220;
119
120
         wire n 221, n 222, n 223, n 224, n 225, n 226, n 227, n 228;
121
         wire n 229, n 230, n 231, n 232, n 233, n 234, n 235, n 236;
122
         wire n 237, n 238, n 239, n 240, n 241, n 242, n 243, n 244;
123
         wire n_245, n_246, n_247, n_248, n_249, n_250, n_251, n_252;
124
         wire n 253, n 254, n 255, n 256, n 257, n 258, n 259, n 260;
125
         wire n 261, n 262, n 263, n 264, n 266, n 267, n 268, n 269;
126
         wire n 270, n 271, n 272, n 273, n 274, n 275, n 277, n 279;
127
         wire n_280, n_281, n_282, n_283, n_284, n_285, n_286, n_287;
128
         wire n 288, n 289, n 290, n 291, n 292, n 293, n 294, n 295;
129
         wire n 296, n 297, n 298, n 299, n 300, n 301, n 302, n 303;
         wire n 304, n 305, n 306, n 307, n 308, n 309, n 310, n 311;
130
131
         wire n 312, n 313, n 314, n 315, n 316, n 317, n 318, n 319;
132
         wire n 320, n 321, n 322, n 323, n 324, n 325, n 327, n 328;
133
         wire n 329, n 330, n 331, n 333, n 334, n 335, n 336, n 337;
134
         wire n_338, n_339, n_340, n_341, n_342, n_343, n_344, n_345;
135
         wire n 346, n 347, n 348, n 349, n 350, n 351, n 352, n 353;
         wire n 354, n 355, n 356, n 357, n 358, n 359, n 360, n 361;
136
         wire n 362, n 363, n 364, n 365, n 366, n 367, n 368, n 369;
137
138
         wire n 370, n 371, n 372, n 373, n 374, n 375, n 376, n 377;
139
         wire n 378, n 379, n 380, n 381, n 382, n 383, n 384, n 437;
```

```
wire n 438, n 439, n 440, n 441, n 442, num press;
140
141
         assign state[5] = 1'b0;
142
         num capture asdf(.zero (zero), .one (one), .two (two), .three
              (three), .four (four), .five (five), .six (six), .seven (seven),
143
144
              .eight (eight), .nine (nine), .clk (clk), .press_val
145
              (press_val), .num press (num press));
146
         LHQ_X1 \cc_reg[0] (.E (n_338), .D (n_290), .Q (cc[0]));
147
         LHQ_X1 \c_{reg[10]} (.E (n_303), .D (n_230), .Q (cc[10]));
148
         LHQ_X1 \cc_reg[11] (.E (n_303), .D (n_234), .Q (cc[11]));
149
         LHQ X1 \cc reg[12] (.E (n_302), .D (n_213), .Q (cc[12]));
150
         LHQ X1 \cc reg[13] (.E (n 302), .D (n 212), .Q (cc[13]));
151
         LHQ X1 \cc reg[14] (.E (n 302), .D (n 211), .Q (cc[14]));
152
         LHQ X1 \cc reg[15] (.E (n 302), .D (n 210), .Q (cc[15]));
         LHQ_X1 \cc_reg[1] (.E (n_338), .D (n_289), .Q (cc[1]));
153
         LHQ X1 \cc reg[2] (.E (n 338), .D (n 288), .Q (cc[2]));
154
155
         LHQ_X1 \cc_reg[3] (.E (n_338), .D (n_287), .Q (cc[3]));
156
         LHQ_X1 \c_reg[4] (.E (n_307), .D (n_259), .Q (cc[4]));
157
         LHQ_X1 \c_{reg[5]} (.E (n_307), .D (n_256), .Q (cc[5]));
158
         LHQ X1 \cc_reg[6] (.E (n_307), .D (n_254), .Q (cc[6]));
         LHQ_X1 \cc_reg[7] (.E (n_307), .D (n_253), .Q (cc[7]));
159
160
         LHQ_X1 \cc_reg[8] (.E (n_303), .D (n_232), .Q (cc[8]));
161
         LHQ_X1 \cc_reg[9] (.E (n_303), .D (n_231), .Q (cc[9]));
162
         LHQ_X1 \sc_reg[0] (.E (n_304), .D (n_215), .Q (sc[0]));
         LHQ_X1 \sc_reg[10] (.E (n_306), .D (n_224), .Q (sc[10]));
163
164
         LHQ_X1 \sc_reg[11] (.E (n_306), .D (n_227), .Q (sc[11]));
165
         LHQ_X1 \sc_reg[12] (.E (n_305), .D (n_222), .Q (sc[12]));
166
         LHQ_X1 \sc_reg[13] (.E (n_305), .D (n_217), .Q (sc[13]));
167
         LHQ_X1 \sc_reg[14] (.E (n_305), .D (n_221), .Q (sc[14]));
168
         LHQ X1 \sc reg[15] (.E (n 305), .D (n 220), .Q (sc[15]));
169
         LHQ X1 \sc reg[1] (.E (n 304), .D (n 216), .Q (sc[1]));
170
         LHQ X1 \sc reg[2] (.E (n 304), .D (n 219), .Q (sc[2]));
171
         LHQ X1 \sc reg[3] (.E (n 304), .D (n 218), .Q (sc[3]));
172
         LHQ X1 \sc reg[4] (.E (n 308), .D (n 260), .Q (sc[4]));
173
         LHQ X1 \sc reg[5] (.E (n 308), .D (n 261), .Q (sc[5]));
174
         LHQ_X1 \sc_reg[6] (.E (n_308), .D (n_258), .Q (sc[6]));
175
         LHQ X1 \sc reg[7] (.E (n 308), .D (n 257), .Q (sc[7]));
176
         LHQ X1 \sc_reg[8] (.E (n_306), .D (n_226), .Q (sc[8]));
         LHQ X1 \sc reg[9] (.E (n 306), .D (n 225), .Q (sc[9]));
177
178
         DFFSNQ_X1 \superstate_reg[0] (.SN (1'b1), .CLK (clk), .D (n_383), .Q
179
              (state[0]));
     180
         DFFSNQ X1 \superstate reg[10] (.SN (1'bl), .CLK (clk), .D (n 372), .Q
181
              (superstate[10]));
182
     DFFSNQ_X1 \superstate_reg[11] (.SN (1'b1), .CLK (clk), .D (n_371), .Q
183
              (superstate[11]));
```

```
184
        DFFSNQ X1 \superstate reg[12] (.SN (1'bl), .CLK (clk), .D (n 214), .Q
     185
              (superstate[12]));
186
     DFFSNQ X1 \superstate reg[13] (.SN (1'bl), .CLK (clk), .D (n 175), .Q
187
              (superstate[13]));
188
     DFFSNQ X1 \superstate reg[14] (.SN (1'bl), .CLK (clk), .D (n 374), .Q
189
              (lock));
190
     DFFSNQ X1 \superstate reg[1] (.SN (1'b1), .CLK (clk), .D (n 384), .Q
191
              (state[1]));
192
     DFFSNQ X1 \superstate reg[2] (.SN (1'b1), .CLK (clk), .D (n 376), .Q
193
              (state[2]));
     194
         DFFSNQ X1 \superstate reg[3] (.SN (1'b1), .CLK (clk), .D (n 382), .Q
195
              (state[3]));
     196
         DFFSNQ X1 \superstate reg[4] (.SN (1'b1), .CLK (clk), .D (n 379), .Q
197
              (state[4]));
198
         DFFSNQ_X1 \superstate_reg[6] (.SN (1'bl), .CLK (clk), .D (n_373), .Q
     199
              (superstate[6]));
200
     DFFSNQ X1 \superstate reg[7] (.SN (1'b1), .CLK (clk), .D (n 378), .Q
201
              (superstate[7]));
202
     DFFSNQ X1 \superstate reg[8] (.SN (1'b1), .CLK (clk), .D (n 245), .Q
203
              (superstate[8]));
204
     DFFSNQ X1 \superstate reg[9] (.SN (1'b1), .CLK (clk), .D (n 178), .Q
205
              (superstate[9]));
206
     NAND4 X1 g47555(.A1 (n 381), .A2 (n 360), .A3 (n 366), .A4 (n 355),
207
              .ZN (n 384));
         NAND4 X1 g47556(.Al (n 375), .A2 (n 349), .A3 (n 380), .A4 (n 350),
208
     209
              .ZN (n 383));
     NOR4_X1 g47563(.Al (n_356), .A2 (n_361), .A3 (n_357), .A4 (n_370),
210
211
              .ZN (n 382));
212
        NOR4 X1 g47564(.Al (n 342), .A2 (n 362), .A3 (n 329), .A4 (n 246),
     213
             .ZN (n 381));
214
     NOR4 X1 g47565(.A1 (n 377), .A2 (n 319), .A3 (n 245), .A4 (n 325),
215
             .ZN (n 380));
216
     NAND4_X1 g47568(.A1 (n_363), .A2 (n_367), .A3 (n_320), .A4 (n_273),
217
              .ZN (n 379));
218
     OR4 X1 g47569(.A1 (n 246), .A2 (n 321), .A3 (n 370), .A4 (n 340), .Z
219
             (n 378));
220
     NAND4_X1 g47570(.A1 (n_369), .A2 (n_298), .A3 (n_297), .A4 (n_161),
221
              .ZN (n 377));
222
     NAND4 X1 g47571(.A1 (n 368), .A2 (n 346), .A3 (n 262), .A4 (n 330),
223
              .ZN (n 376));
224
     AND4 X1 g47572(.Al (n 328), .A2 (n 334), .A3 (n 364), .A4 (n 282), .Z
225
              (n 375));
226
         OAI21 X1 g47573(.Al (n 310), .A2 (init), .B (n 365), .ZN (n 374));
227
     OR4_X1 g47574(.Al (n_370), .A2 (n_340), .A3 (n_243), .A4 (init), .Z
228
              (n 373));
229
         NAND3 X1 g47575(.A1 (n 349), .A2 (n 352), .A3 (n 250), .ZN (n 372));
```

```
NAND3 X1 g47576(.Al (n 349), .A2 (n 315), .A3 (n 352), .ZN (n 371));
230
        NOR4 X1 g47577(.Al (n 348), .A2 (n 339), .A3 (n 237), .A4 (n 318),
231
     232
              .ZN (n 370));
         AOI21 X1 g47578 (.A1 (n 96), .A2 (n 237), .B (n 362), .ZN (n 369));
233

    □ NOR4 X1 g47579(.A1 (n 345), .A2 (n 336), .A3 (n 319), .A4 (n 358),

234
235
              .ZN (n 368));
236
     NOR4 X1 g47580(.A1 (n 354), .A2 (n 245), .A3 (n 191), .A4 (n 285),
237
              .ZN (n 367));
238
         NOR2_X1 g47581(.Al (n_359), .A2 (n_347), .ZN (n_366));
239
         NOR4 X1 g47582(.A1 (n_353), .A2 (n_342), .A3 (n_323), .A4 (n_314),
     240
             .ZN (n 365));
241
         NOR3 X1 g47583(.A1 (n 285), .A2 (n 331), .A3 (n 440), .ZN (n 364));
         NOR4 X1 g47584(.A1 (n 335), .A2 (n 286), .A3 (n 251), .A4 (n 235),
242
     243
              .ZN (n 363));
         NOR3_X1 g47585(.A1 (n_316), .A2 (n_1), .A3 (n_170), .ZN (n_362));
244
245
         NAND3 X1 g47586(.A1 (n_337), .A2 (n_344), .A3 (n_262), .ZN (n_361));
246

    □ NOR4_X1 g47587(.Al (n_442), .A2 (n_270), .A3 (n_199), .A4 (n_247),

247
             .ZN (n 360));
248

□ NAND4 X1 g47588(.A1 (n 333), .A2 (n 295), .A3 (n 299), .A4 (n 274),

249
              .ZN (n 359));
250
     NAND4 X1 g47589(.Al (n 343), .A2 (n 292), .A3 (n 284), .A4 (n 317),
251
              .ZN (n 358));
252
         NAND4 X1 g47590 (.Al (n 266), .A2 (n 322), .A3 (n 300), .A4 (n 330),
     253
             .ZN (n 357));
         NAND4 X1 g47591(.A1 (n 320), .A2 (n 327), .A3 (n 309), .A4 (n 311),
254
     255
              .ZN (n 356));
256
         AOI21 X1 g47592(.A1 (n 314), .A2 (clear), .B (n 351), .ZN (n 355));
257
     OR4 X1 g47593(.A1 (n 269), .A2 (n 312), .A3 (n 214), .A4 (n 246), .Z
258
              (n 354));
259
         OR2 X1 g47594(.Al (n 442), .A2 (n 191), .Z (n 353));
260
         NOR2 X1 g47595(.A1 (n 228), .A2 (n 331), .ZN (n 352));
261
         NAND2 X1 g47596(.Al (n 309), .A2 (n 324), .ZN (n 351));
         AOI21 X1 g47597(.A1 (n 280), .A2 (reset), .B (n 329), .ZN (n 350));
262
         AOI21 X1 g47598(.A1 (n 229), .A2 (enter), .B (n_336), .ZN (n_349));
263
264
     NAND4 X1 g47599(.Al (n 313), .A2 (n 283), .A3 (n 239), .A4 (n 194),
265
              .ZN (n 348));
266
         NOR2 X1 g47600(.A1 (n 310), .A2 (n 25), .ZN (n 347));
         NOR4 X1 g47601(.A1 (n_301), .A2 (n_270), .A3 (n_228), .A4 (n_229),
267
     268
              .ZN (n 346));
269
     NAND4 X1 g47602(.A1 (n 328), .A2 (n 176), .A3 (n 282), .A4 (n 223),
270
              .ZN (n 345));
271
     NOR4_X1 g47603(.Al (n_191), .A2 (n_296), .A3 (n_167), .A4 (init), .ZN
272
              (n 344));
     273
         NOR4 X1 g47604(.Al (n 191), .A2 (n 162), .A3 (n 296), .A4 (n 294),
274
              .ZN (n 343));
```

```
275
         INV X1 g47605(.I (n 341), .ZN (n 342));
276
     AOI22 X1 g47606(.A1 (n 264), .A2 (n 134), .B1 (n 96), .B2 (n 169),
277
              .ZN (n 341));
278
     OAI22 X1 g47607(.Al (n 271), .A2 (n 6), .B1 (n 187), .B2 (n 25), .ZN
279
              (n 340));
     NAND4_X1 g47608(.A1 (n_197), .A2 (n_275), .A3 (n_252), .A4 (n_133),
280
281
              .ZN (n 339));
282
         INV X1 g47613(.I (n 336), .ZN (n 337));
283
         NOR2_X1 g47614(.Al (n_263), .A2 (n_95), .ZN (n_336));
284
         INV X1 g47615(.I (n 334), .ZN (n 335));
285
         NOR2 X1 g47616(.Al (n 267), .A2 (n 255), .ZN (n 334));
286
         NOR2 X1 g47617(.A1 (n 291), .A2 (n 294), .ZN (n 333));
287
         INV_X1 g47619(.I (n_331), .ZN (n_330));
         AOI21_X1 g47620(.A1 (n_181), .A2 (n_248), .B (n_25), .ZN (n_331));
288
         NOR2 X1 g47621(.Al (n 126), .A2 (n 292), .ZN (n 329));
289
290
         NOR2_X1 g47622(.Al (n_268), .A2 (n_291), .ZN (n_328));
291
         NOR2_X1 g47623(.Al (n_269), .A2 (n_279), .ZN (n_327));
292
         OAI21 X1 g47625(.A1 (n 95), .A2 (n 197), .B (n 299), .ZN (n 325));
293
         INV X1 q47626(.I (n 323), .ZN (n 324));
294
         OAI21 X1 g47627(.A1 (n 157), .A2 (n 101), .B (n 281), .ZN (n 323));
         NOR3 X1 g47628(.A1 (n 286), .A2 (n 255), .A3 (n 235), .ZN (n 322));
295
         OAI21 X1 g47629(.A1 (num press), .A2 (n 242), .B (n 5), .ZN (n 321));
296
         OR4_X1 g47630(.A1 (n_147), .A2 (n_1), .A3 (n_281), .A4 (reset), .Z
297
298
              (n 320));
299
         NOR4 X1 g47631(.Al (n 148), .A2 (n 1), .A3 (n 281), .A4 (reset), .ZN
300
              (n 319));
301
     NAND4_X1 g47632(.Al (n_206), .A2 (n_168), .A3 (n_159), .A4 (n_166),
302
              .ZN (n 318));
303
         OAI21 X1 g47633(.A1 (n 238), .A2 (n 169), .B (n 96), .ZN (n 317));
304
         OAI21_X1 g47634(.Al (n_4), .A2 (cc[6]), .B (n_438), .ZN (n_316));
305
         NOR2_X1 g47635(.Al (n_207), .A2 (n_296), .ZN (n_315));
306
         OAI21 X1 g47636(.A1 (n 239), .A2 (init), .B (n 203), .ZN (n 314));
307
         NOR4 X1 g47637 (.Al (n 272), .A2 (n 240), .A3 (n 188), .A4 (n 179),
     308
              .ZN (n 313));
309
         OAI21 X1 g47638(.A1 (n 1), .A2 (n 250), .B (n 176), .ZN (n 312));
310
         AOI21_X1 g47639(.A1 (n_142), .A2 (clear), .B (n_293), .ZN (n_311));
311
     NOR4_X1 g47640(.Al (n_277), .A2 (n_240), .A3 (n_193), .A4 (n_140),
312
             .ZN (n 310));
313
         AOI22 X1 g47641(.A1 (n 244), .A2 (n 5), .B1 (n 96), .B2 (n 142), .ZN
314
              (n 309));
315
         NOR2 X1 g47672(.A1 (n 200), .A2 (n 196), .ZN (n 301));
316
         NOR2_X1 g47673(.Al (n_251), .A2 (n_228), .ZN (n_300));
317
         NAND2_X1 g47674(.Al (n_31), .A2 (n_202), .ZN (n_299));
318
         NAND2_X1 g47675(.A1 (n_200), .A2 (n_195), .ZN (n_298));
319
         NOR2_X1 g47676(.Al (n_204), .A2 (n_249), .ZN (n_297));
320
         NOR2_X1 g47677(.Al (num_press), .A2 (n_250), .ZN (n_296));
321
         NAND2 X1 g47678(.A1 (n 1), .A2 (n 251), .ZN (n 295));
322
         NOR2 X1 g47679(.A1 (n 201), .A2 (init), .ZN (n 294));
```

```
323
         NAND2 X1 g47680(.A1 (n 184), .A2 (n 198), .ZN (n 338));
324
         NAND2_X1 g47681(.A1 (n_201), .A2 (n_128), .ZN (n_293));
325
         NAND2 X1 g47682(.A1 (n 23), .A2 (n 202), .ZN (n 292));
326
         NOR2_X1 g47683(.A1 (n_97), .A2 (n_233), .ZN (n_291));
327
         NOR2 X1 g47684(.Al (n 7), .A2 (n 198), .ZN (n 290));
328
         NOR2_X1 g47685(.Al (n_2), .A2 (n_198), .ZN (n_289));
         NOR2_X1 g47686(.Al (n_4), .A2 (n_198), .ZN (n_288));
329
330
         NOR2 X1 g47687(.A1 (n 3), .A2 (n 198), .ZN (n 287));
331
         NOR2 X1 g47688(.A1 (n 95), .A2 (n 233), .ZN (n 286));
         INV X1 g47689(.I (n 284), .ZN (n 285));
332
         NAND2_X1 g47690(.Al (num_press), .A2 (n_243), .ZN (n_284));
333
334
         AND2_X1 g47691(.Al (n_233), .A2 (n_209), .Z (n_283));
335
         NAND2 X1 g47692(.A1 (n 96), .A2 (n 240), .ZN (n 282));
336
         INV_X1 g47693(.I (n_280), .ZN (n_281));
337
         NOR2 X1 g47694(.Al (n 209), .A2 (init), .ZN (n 280));
338
         OAI21 X1 g47695(.A1 (n 137), .A2 (n 114), .B (n 252), .ZN (n 279));
339
         NAND3 X1 g47697(.A1 (n 197), .A2 (n 194), .A3 (n 233), .ZN (n 277));
340
         NOR3 X1 g47699(.A1 (n 140), .A2 (n 244), .A3 (n 156), .ZN (n 275));
         NAND2_X1 g47700(.A1 (n_236), .A2 (n_28), .ZN (n_274));
341
         OAI21_X1 g47701(.Al (n_180), .A2 (n_142), .B (n_94), .ZN (n_273));
342
343
        NAND4_X1 g47702(.A1 (n_186), .A2 (n_192), .A3 (n_130), .A4 (n_128),
     344
              .ZN (n 272));
         NOR3_X1_g47703(.Al (n_185), .A2 (n_142), .A3 (n_167), .ZN (n_271));
345
         NOR3 X1 g47704(.A1 (n 145), .A2 (n 95), .A3 (n 241), .ZN (n 270));
346
347
         NOR3 X1 g47705(.A1 (n 146), .A2 (n 95), .A3 (n 239), .ZN (n 269));
348
         NOR2 X1 g47706(.A1 (n 208), .A2 (n 239), .ZN (n 268));
349
         INV X1 g47707(.I (n 266), .ZN (n 267));
350
         NAND3 X1 g47708(.A1 (n 145), .A2 (n 94), .A3 (n 240), .ZN (n 266));
351
         OAI21 X1 g47710(.A1 (n 149), .A2 (n 95), .B (n 25), .ZN (n 264));
352
         AOI22_X1 g47711(.A1 (n_149), .A2 (n_134), .B1 (n_151), .B2 (n_169),
     353
              .ZN (n 263));
     AOI22 X1 g47712 (.Al (n_96), .A2 (n_180), .B1 (n_31), .B2 (n_160), .ZN
354
355
              (n 262));
         NOR2 X1 g47715(.A1 (n 2), .A2 (n 189), .ZN (n 261));
356
357
         NOR2_X1 g47716(.Al (n_7), .A2 (n_189), .ZN (n_260));
358
         NOR2_X1 g47717(.Al (n_7), .A2 (n_190), .ZN (n_259));
359
         NOR2 X1 g47718(.A1 (n 4), .A2 (n 189), .ZN (n 258));
360
         NOR2 X1 g47719(.Al (n 3), .A2 (n 189), .ZN (n 257));
361
         NOR2_X1 g47720(.Al (n_2), .A2 (n_190), .ZN (n_256));
362
         NOR2 X1 g47721(.A1 (n 97), .A2 (n 194), .ZN (n 255));
         NOR2 X1 g47722(.Al (n_4), .A2 (n_190), .ZN (n_254));
363
364
         NOR2 X1 g47723(.A1 (n 3), .A2 (n 190), .ZN (n 253));
         NOR2 X1 g47724(.A1 (n 154), .A2 (n 164), .ZN (n 252));
365
366
         NAND2 X1 g47725(.Al (n 170), .A2 (n 196), .ZN (n 251));
367
         INV_X1 g47726(.I (n_250), .ZN (n_249));
368
         NAND2 X1 g47727(.A1 (n 165), .A2 (n 5), .ZN (n 250));
         AND2_X1 g47728(.Al (n_130), .A2 (n_157), .Z (n_248));
369
         NOR2 X1 g47729(.Al (n 161), .A2 (clear), .ZN (n 247));
370
```

```
371
         NOR2 X1 g47730(.A1 (n 95), .A2 (n 187), .ZN (n 246));
         NOR2 X1 g47731(.A1 (n_95), .A2 (n_186), .ZN (n_245));
372
373
         NAND2 X1 g47732(.A1 (n 152), .A2 (n 155), .ZN (n 244));
         INV X1 g47733(.I (n 242), .ZN (n 243));
374
375
         NAND2 X1 g47734(.Al (n 164), .A2 (n 5), .ZN (n 242));
376
         INV X1 g47735(.I (n 240), .ZN (n 241));
377
         NOR2 X1 g47736(.A1 (n 182), .A2 (n 90), .ZN (n 240));
         INV X1 g47737(.I (n 238), .ZN (n 239));
378
         NOR2 X1 g47738(.A1 (n_182), .A2 (n_103), .ZN (n_238));
379
         NAND2_X1 g47739(.Al (n_187), .A2 (n_141), .ZN (n_237));
380
381
         NAND2 X1 g47740(.Al (n 181), .A2 (n 186), .ZN (n 236));
382
         NAND2 X1 g47741(.A1 (n 184), .A2 (n 171), .ZN (n 303));
         NOR2 X1 g47742(.A1 (n 197), .A2 (n 27), .ZN (n 235));
383
384
         NOR2 X1 g47743(.A1 (n 3), .A2 (n 171), .ZN (n 234));
         NAND2 X1 g47744(.A1 (n 183), .A2 (n 104), .ZN (n 233));
385
386
         NOR2 X1 g47745(.Al (n 7), .A2 (n 171), .ZN (n 232));
         NOR2_X1 g47746(.A1 (n_2), .A2 (n_171), .ZN (n_231));
387
388
         NOR2 X1 g47747(.Al (n 4), .A2 (n 171), .ZN (n 230));
         AND2 X1 g47748(.Al (n_167), .A2 (n_6), .Z (n_229));
389
         NOR2 X1 g47749(.Al (n 161), .A2 (n 6), .ZN (n 228));
390
         NOR2 X1 g47750(.Al (n 3), .A2 (n 158), .ZN (n 227));
391
392
         NOR2 X1 g47751(.Al (n 7), .A2 (n 158), .ZN (n 226));
         NOR2 X1 g47752(.A1 (n 2), .A2 (n 158), .ZN (n 225));
393
394
         NOR2_X1 g47753(.Al (n_4), .A2 (n_158), .ZN (n_224));
395
         NAND2 X1 g47754(.A1 (n 154), .A2 (n 5), .ZN (n 223));
396
         NOR2 X1 g47755(.Al (n 7), .A2 (n 173), .ZN (n 222));
         NAND2 X1 g47756(.A1 (n 177), .A2 (n 173), .ZN (n 305));
397
398
         NOR2 X1 g47757(.Al (n 4), .A2 (n 173), .ZN (n 221));
         NOR2_X1 g47758(.Al (n 3), .A2 (n 173), .ZN (n 220));
399
400
         NOR2_X1 g47759(.Al (n_4), .A2 (n_163), .ZN (n_219));
         NOR2 X1 g47760(.A1 (n 3), .A2 (n 163), .ZN (n 218));
401
402
         NOR2 X1 g47761(.A1 (n 2), .A2 (n 173), .ZN (n 217));
         NOR2 X1 g47762(.Al (n_2), .A2 (n_163), .ZN (n_216));
403
         NAND2 X1 g47763(.Al (n_177), .A2 (n_163), .ZN (n_304));
404
405
         NOR2 X1 g47764(.Al (n 7), .A2 (n 163), .ZN (n 215));
406
         NAND2_X1 g47765(.Al (n_184), .A2 (n_172), .ZN (n_302));
407
         AND2 X1 g47766(.Al (n 23), .A2 (n 160), .Z (n 214));
         NAND2 X1 g47767(.Al (n 177), .A2 (n 158), .ZN (n 306));
408
409
         NOR2 X1 g47768(.Al (n 7), .A2 (n 172), .ZN (n 213));
         NOR2 X1 g47769(.A1 (n_2), .A2 (n_172), .ZN (n_212));
410
         NOR2 X1 g47770(.A1 (n_4), .A2 (n_172), .ZN (n_211));
411
         NOR2 X1 g47771(.A1 (n_3), .A2 (n_172), .ZN (n_210));
412
413
         NAND2 X1 g47772(.Al (n 183), .A2 (n 93), .ZN (n 209));
         NAND2 X1 g47773(.Al (n 146), .A2 (n 94), .ZN (n 208));
414
         NOR2 X1 g47774(.A1 (n 95), .A2 (n 181), .ZN (n 207));
415
         AOI21_X1 g47775(.A1 (n_138), .A2 (n_131), .B (n_144), .ZN (n_206));
416
417
         NOR3 X1 g47777(.A1 (n 157), .A2 (n 27), .A3 (enter), .ZN (n 204));
418
         INV X1 g47778(.I (n 202), .ZN (n 203));
```

```
NOR3 X1 g47779(.A1 (n 125), .A2 (n 143), .A3 (init), .ZN (n 202));
419
420
         AOI21_X1 g47780(.A1 (n_135), .A2 (n_121), .B (n_144), .ZN (n_201));
421
        NAND4 X1 g47781(.A1 (n 124), .A2 (n 43), .A3 (n 64), .A4 (num press),
     422
              .ZN (n 200));
423
         NOR3 X1 g47782(.A1 (n 1), .A2 (n 194), .A3 (init), .ZN (n 199));
424
         NAND4 X1 g47783(.Al (n 120), .A2 (n 35), .A3 (n 15), .A4
425
              (superstate[10]), .ZN (n 198));
426
         NAND2 X1 g47784(.Al (n 139), .A2 (n 100), .ZN (n 197));
427
         INV_X1 g47785(.I (n_196), .ZN (n_195));
428
         NAND2_X1 g47786(.A1 (n_140), .A2 (n_28), .ZN (n_196));
429
         NAND2 X1 g47787 (.Al (n 139), .A2 (n 87), .ZN (n 194));
         INV X1 g47788(.I (n 192), .ZN (n 193));
430
         NAND2 X1 g47789(.A1 (n 139), .A2 (n 93), .ZN (n 192));
431
         NOR2 X1 g47790(.A1 (n_97), .A2 (n_133), .ZN (n_191));
432
433
         NAND2_X1 g47791(.A1 (n_307), .A2 (n_22), .ZN (n_190));
         NAND2 X1 g47792(.Al (n_308), .A2 (n_13), .ZN (n_189));
434
         NOR2 X1 g47793(.Al (n 125), .A2 (n 143), .ZN (n 188));
435
436
         NAND2 X1 g47794(.A1 (n 138), .A2 (n 87), .ZN (n 187));
437
         INV X1 g47795(.I (n 186), .ZN (n 185));
         NAND2 X1 g47796(.Al (n 138), .A2 (n 93), .ZN (n 186));
438
439
         NAND2_X1 g47797(.Al (n_307), .A2 (superstate[10]), .ZN (n_184));
440
         INV_X1 g47798(.I (n_183), .ZN (n_182));
         NOR2 X1 g47799(.A1 (n_143), .A2 (n_108), .ZN (n_183));
441
442
         INV X1 g47800(.I (n 181), .ZN (n 180));
443
         NAND2 X1 g47801(.Al (n 138), .A2 (n 89), .ZN (n 181));
         NOR3 X1 g47802(.A1 (n_132), .A2 (n_85), .A3 (n_112), .ZN (n_179));
444
445
         NOR2 X1 g47803(.Al (n 95), .A2 (n 141), .ZN (n 178));
446
         NAND2 X1 g47804(.Al (n 308), .A2 (superstate[6]), .ZN (n 177));
447
         INV X1 g47805(.I (n 175), .ZN (n 176));
         NOR2 X1 g47806(.A1 (n 95), .A2 (n 130), .ZN (n 175));
448
         NAND3 X1 g47808(.A1 (n 115), .A2 (n 82), .A3 (n 13), .ZN (n 173));
449
450
         NAND3 X1 g47809(.A1 (n 120), .A2 (n 79), .A3 (n 22), .ZN (n 172));
         NAND3 X1 g47810(.Al (n 120), .A2 (n 91), .A3 (superstate[12]), .ZN
451
     452
              (n 171));
453
         NAND3 X1 g47811(.A1 (n 139), .A2 (n 93), .A3 (n 28), .ZN (n 170));
454
         INV X1 g47812(.I (n 169), .ZN (n 168));
455
         NOR3 X1 g47813(.A1 (n 143), .A2 (n 108), .A3 (n 88), .ZN (n 169));
456
         NOR3_X1 g47814(.Al (n_137), .A2 (n_103), .A3 (init), .ZN (n_167));
457
         INV X1 g47815(.I (n 165), .ZN (n 166));
     458
         NOR4_X1 g47816(.A1 (n_90), .A2 (n_113), .A3 (n_80), .A4 (n_105), .2N
459
              (n 165));
460
     NOR4 X1 g47817(.A1 (n 129), .A2 (n 99), .A3 (n 37), .A4 (state[3]),
461
              .ZN (n 164));
     NAND3 X1 g47818(.Al (n 115), .A2 (n 106), .A3 (superstate[6]), .ZN
462
463
              (n 163));
464
         NOR3 X1 g47819(.A1 (n 95), .A2 (n 137), .A3 (n 114), .ZN (n 162));
465
         INV_X1 g47820(.I (n_161), .ZN (n_160));
466
         NAND3 X1 g47821(.A1 (n 138), .A2 (n 104), .A3 (n 5), .ZN (n 161));
```

```
NAND4 X1 g47822(.A1 (n 135), .A2 (n 98), .A3 (n 35), .A4
467
     (superstate[12]), .ZN (n_159));
468
         NAND3_X1 g47823(.Al (n_115), .A2 (n_109), .A3 (n 13), .ZN (n 158));
469
470
         INV X1 g47824(.I (n 157), .ZN (n 156));
471
         NAND4 X1 g47825(.A1 (n 107), .A2 (n 87), .A3 (n 54), .A4 (n 78), .ZN
472
              (n 157));
     473
         NAND4_X1 g47826(.Al (n_116), .A2 (n_89), .A3 (n_86), .A4 (n_81), .ZN
474
              (n 155));
475
         AND4 X1 g47827(.A1 (n 116), .A2 (n 100), .A3 (n 84), .A4 (n 82), .Z
              (n 154));
476
477
     NAND4 X1 g47829(.A1 (n 116), .A2 (n 86), .A3 (n 104), .A4 (n 109),
478
              .ZN (n 152));
479
         INV X1 g47830(.I (n 150), .ZN (n 151));
480
     NAND4 X1 g47831(.A1 (n 74), .A2 (n 47), .A3 (n 75), .A4 (n 42), .ZN
481
              (n 150));
482
     NOR4_X1 g47832(.A1 (n_72), .A2 (n_70), .A3 (n_59), .A4 (n_46), .ZN
              (n 149));
483
484
         INV_X1 g47833(.I (n_147), .ZN (n_148));
485
         NAND4 X1 g47834(.A1 (n 68), .A2 (n 58), .A3 (n 69), .A4 (n 48), .ZN
486
              (n 147));
     NOR4 X1 g47835(.A1 (n_62), .A2 (n_65), .A3 (n_45), .A4 (n_50), .ZN
487
488
              (n 146));
489
     NAND4_X1 g47836(.Al (n_49), .A2 (n_77), .A3 (n_57), .A4 (n_66), .ZN
490
              (n 145));
491
     NOR4_X1 g47837(.A1 (n_122), .A2 (n_85), .A3 (n_105), .A4 (n_22), .ZN
492
              (n 144));
493
         NOR2_X1 g47838(.A1 (n_119), .A2 (n_80), .ZN (n_307));
494
         NAND2 X1 g47839(.Al (n 111), .A2 (n 35), .ZN (n 143));
495
         INV X1 g47840(.I (n_142), .ZN (n_141));
496
         NOR2 X1 g47841(.A1 (n 125), .A2 (n 123), .ZN (n 142));
497
         NOR2 X1 g47842(.A1 (n 125), .A2 (n 110), .ZN (n 140));
         NOR2_X1 g47843(.Al (n_110), .A2 (n_108), .ZN (n_139));
498
499
         AND2_X1 g47844(.Al (n_115), .A2 (n_81), .Z (n_308));
         INV X1 g47845(.I (n_138), .ZN (n_137));
500
501
         NOR2 X1 g47846(.Al (n 123), .A2 (n 108), .ZN (n 138));
502
         NAND3_X1 g47847(.A1 (n_39), .A2 (n_41), .A3 (n_44), .ZN (n_136));
         NOR3_X1 g47848(.Al (n_108), .A2 (n_85), .A3 (lock), .ZN (n_135));
503
504
         INV X1 g47849(.I (n 134), .ZN (n 133));
505
         NOR3 X1 g47850(.A1 (n 110), .A2 (n 103), .A3 (n 108), .ZN (n 134));
506
         AOI21 X1 g47851(.A1 (n 102), .A2 (n 79), .B (n 121), .ZN (n 132));
         OR3_X1 g47852(.A1 (n_102), .A2 (n_89), .A3 (n_104), .Z (n_131));
507
         NAND3 X1 g47853(.A1 (n 118), .A2 (n 100), .A3 (n 78), .ZN (n 130));
508
509
     NAND4_X1 g47854(.A1 (n_91), .A2 (n_81), .A3 (n_16), .A4
510
              (superstate[6]), .ZN (n_129));
511
         INV X1 g47855(.I (n 127), .ZN (n 128));
512
     NOR4_X1 g47856(.A1 (n_117), .A2 (n_90), .A3 (n_26), .A4 (n_13), .ZN
513
              (n 127));
     514
         NOR4 X1 g47857(.A1 (n 56), .A2 (n 55), .A3 (n 52), .A4 (n 51), .ZN
```

```
(n 126));
         NAND2 X1 g47858(.Al (n 107), .A2 (n 98), .ZN (n 125));
516
517
         NOR2_X1 g47859(.Al (n_63), .A2 (n_60), .ZN (n_124));
518
         NAND2 X1 g47860(.A1 (n 54), .A2 (n 83), .ZN (n 123));
519
         NAND2 X1 g47861(.A1 (n 87), .A2 (n 54), .ZN (n 122));
         NOR2 X1 g47862(.A1 (n 92), .A2 (n 80), .ZN (n 121));
520
         INV X1 g47863(.I (n 119), .ZN (n 120));
521
         NAND2 X1 g47864(.A1 (n 106), .A2 (n 13), .ZN (n 119));
522
         INV X1 g47865(.I (n_117), .ZN (n_118));
523
524
         NAND2 X1 g47866(.A1 (n 107), .A2 (n 54), .ZN (n 117));
525
         NOR2 X1 g47867(.A1 (n 53), .A2 (superstate[10]), .ZN (n 116));
526
         AND2_X1 g47868(.Al (n_91), .A2 (n_15), .Z (n_115));
527
         NOR2 X1 g47869(.A1 (n 93), .A2 (n 87), .ZN (n 114));
528
         NAND3 X1 g47870(.Al (n 83), .A2 (n 16), .A3 (superstate[10]), .ZN
529
              (n 113));
530
         NAND3 X1 g47871(.Al (n 36), .A2 (n 32), .A3 (n 16), .ZN (n 112));
531
         NOR4 X1 g47872(.Al (n 37), .A2 (superstate[6]), .A3 (n 16), .A4
     532
              (n 17), .ZN (n 111));
533
     NAND4 X1 g47873(.A1 (n 86), .A2 (n 35), .A3 (n 15), .A4 (lock), .ZN
534
              (n 110));
535
         AND2 X1 g47874(.A1 (n 36), .A2 (superstate[8]), .Z (n 109));
536
         INV X1 g47875(.I (n 108), .ZN (n 107));
         NAND2 X1 g47876(.A1 (n 32), .A2 (n 36), .ZN (n 108));
537
538
         INV_X1 g47877(.I (n_105), .ZN (n_106));
539
         NAND2 X1 g47878(.Al (n 36), .A2 (n 14), .ZN (n 105));
540
         NOR2_X1 g47879(.Al (n_38), .A2 (n_12), .ZN (n_104));
         INV X1 g47880(.I (n_103), .ZN (n_102));
541
542
         NAND2 X1 g47881(.A1 (n 33), .A2 (state[2]), .ZN (n 103));
543
         NAND2 X1 g47882(.Al (n 28), .A2 (enter), .ZN (n 101));
         INV X1 g47883(.I (n 99), .ZN (n 100));
544
         NAND2 X1 g47884(.Al (n 33), .A2 (n 12), .ZN (n 99));
545
546
         NOR2_X1 g47885(.A1 (n_38), .A2 (state[2]), .ZN (n_98));
547
         INV X1 g47886(.I (n 97), .ZN (n 96));
548
         NAND2 X1 g47887 (.A1 (n 31), .A2 (n 5), .ZN (n 97));
549
         INV X1 g47888(.I (n 95), .ZN (n 94));
550
         NAND2 X1 g47889(.Al (num press), .A2 (n 28), .ZN (n 95));
551
         INV X1 g47890(.I (n 93), .ZN (n 92));
552
         NOR2 X1 g47891(.Al (n 30), .A2 (state[2]), .ZN (n 93));
         NOR2_X1 g47892(.Al (n_34), .A2 (superstate[10]), .ZN (n_91));
553
554
         NAND2 X1 g47893(.Al (n 29), .A2 (state[2]), .ZN (n 90));
555
         INV X1 g47894(.I (n 89), .ZN (n 88));
556
         NOR2 X1 g47895(.Al (n 30), .A2 (n 12), .ZN (n 89));
557
         AND2_X1 g47896(.Al (n_29), .A2 (n_12), .Z (n_87));
558
         NOR2 X1 g47897(.A1 (n 26), .A2 (superstate[6]), .ZN (n 86));
559
         INV X1 g47898(.I (n 85), .ZN (n 84));
         NAND3 X1 g47899(.Al (n 13), .A2 (state[4]), .A3 (state[3]), .ZN
560
     561
              (n 85));
562
         NOR3 X1 g47900(.A1 (superstate[6]), .A2 (state[3]), .A3 (state[4]),
```

```
_.ZN (n 83));
563
         NOR3 X1 g47901(.Al (n 19), .A2 (superstate[7]), .A3 (superstate[8]),
564
     565
              .ZN (n 82));
         AND3 X2 g47902(.Al (n 14), .A2 (n 19), .A3 (superstate[7]), .Z
566
567
              (n 81));
         NAND3 X1 g47903(.Al (n 20), .A2 (n 15), .A3 (superstate[11]), .ZN
568
569
              (n 80));
570
     NOR3_X1 g47904(.Al (n_20), .A2 (superstate[11]), .A3
571
              (superstate[12]), .ZN (n_79));
572
         NOR3 X1 g47905(.Al (n 17), .A2 (superstate[6]), .A3 (state[4]), .ZN
573
              (n 78));
574
         INV X1 g47906(.I (n 76), .ZN (n 77));
575
         OAI22 X1 g47907(.A1 (n 2), .A2 (sc[9]), .B1 (n 3), .B2 (sc[11]), .ZN
576
              (n 76));
577
         AOI22 X1 g47908(.A1 (n 2), .A2 (sc[13]), .B1 (n 3), .B2 (sc[15]), .ZN
     578
              (n 75));
579
         INV X1 g47909(.I (n 73), .ZN (n 74));
580
     OAI22 X1 g47910(.A1 (n 3), .A2 (sc[15]), .B1 (n 2), .B2 (sc[13]), .ZN
581
              (n 73));
582
         INV_X1 g47911(.I (n_71), .ZN (n_72));
583
         AOI22_X1 g47912(.Al (n_2), .A2 (cc[13]), .Bl (n_3), .B2 (cc[15]), .ZN
     584
              (n 71));
585
     OAI22_X1 g47913(.Al (n_3), .A2 (cc[15]), .B1 (n_4), .B2 (cc[14]), .ZN
586
              (n 70));
587
     AOI22 X1 g47914(.Al (n 2), .A2 (cc[1]), .B1 (n 4), .B2 (cc[2]), .ZN
588
              (n 69));
589
         INV X1 g47915(.I (n 67), .ZN (n 68));
590
         OAI22 X1 g47916(.A1 (n 3), .A2 (cc[3]), .B1 (n 4), .B2 (cc[2]), .ZN
591
              (n 67));
         AOI22_X1 g47917(.Al (n_7), .A2 (sc[8]), .B1 (n_3), .B2 (sc[11]), .ZN
592
     593
              (n 66));
     594
         OAI22 X1 g47918(.A1 (n 3), .A2 (sc[7]), .B1 (n 4), .B2 (sc[6]), .ZN
595
              (n 65));
596
     AOI22_X1 g47919(.Al (n_7), .A2 (cc[8]), .B1 (n_3), .B2 (cc[11]), .ZN
597
              (n 64));
         OAI22 X1 g47920(.A1 (n_2), .A2 (cc[9]), .B1 (n_3), .B2 (cc[11]), .ZN
     598
599
              (n 63));
600
         INV X1 g47921(.I (n 61), .ZN (n 62));
         AOI22 X1 g47922(.Al (n 4), .A2 (sc[6]), .B1 (n 3), .B2 (sc[7]), .ZN
601
     602
              (n_61));
603
     OAI22 X1 g47923(.Al (press val[1]), .A2 (n 10), .B1 (n 7), .B2
604
              (cc[8]), .ZN (n 60));
605
     OAI22 X1 g47924(.A1 (press val[2]), .A2 (n 11), .B1 (n 2), .B2
606
              (cc[13]), .ZN (n 59));
607
     AOI22_X1 g47925(.Al (n_3), .A2 (cc[3]), .B1 (press_val[1]), .B2
608
              (n 8), .ZN (n 58));
609
     AOI22 X1 g47926(.Al (n 2), .A2 (sc[9]), .B1 (press val[0]), .B2
610
              (n 9), .ZN (n 57));
```

```
XNOR2 X1 g47927(.Al (n 3), .A2 (sc[3]), .ZN (n 56));
611
612
         XNOR2 X1 g47928(.Al (n 4), .A2 (sc[2]), .ZN (n 55));
613
         INV X1 g47929(.I (n 54), .ZN (n 53));
614
         NOR4 X1 g47930(.A1 (superstate[13]), .A2 (superstate[11]), .A3
615
              (lock), .A4 (superstate[12]), .ZN (n 54));
616
         XNOR2_X1 g47931(.Al (n_2), .A2 (sc[1]), .ZN (n 52));
         XNOR2_X1 g47932(.Al (n_7), .A2 (sc[0]), .ZN (n_51));
617
618
         XNOR2_X1 g47933(.Al (n_7), .A2 (sc[4]), .ZN (n_50));
619
         XNOR2 X1 g47934(.Al (press val[2]), .A2 (sc[10]), .ZN (n 49));
620
         XNOR2 X1 g47935(.Al (press val[0]), .A2 (cc[0]), .ZN (n 48));
         XNOR2 X1 g47936(.A1 (press_val[2]), .A2 (sc[14]), .ZN (n_47));
621
622
         XNOR2_X1 g47937(.Al (n_7), .A2 (cc[12]), .ZN (n_46));
623
         XNOR2 X1 g47938(.Al (n 2), .A2 (sc[5]), .ZN (n 45));
         XNOR2_X1 g47939(.Al (press_val[0]), .A2 (cc[4]), .ZN (n_44));
624
625
         XNOR2_X1 g47940(.Al (press_val[2]), .A2 (cc[10]), .ZN (n_43));
626
         XNOR2 X1 g47941(.Al (press val[0]), .A2 (sc[12]), .ZN (n 42));
627
         NAND2_X1 g47942(.A1 (n_3), .A2 (cc[7]), .ZN (n_41));
         NOR2_X1 g47943(.A1 (n_3), .A2 (cc[7]), .ZN (n_40));
628
629
         NAND2 X1 g47944(.Al (n_4), .A2 (cc[6]), .ZN (n_39));
630
         NAND2 X1 g47945(.Al (state[0]), .A2 (state[1]), .ZN (n 38));
631
         NAND2 X1 g47946(.Al (n 21), .A2 (n 15), .ZN (n 37));
632
         NOR2 X1 g47947(.A1 (superstate[9]), .A2 (superstate[7]), .ZN (n 36));
633
         INV X1 g47948(.I (n 35), .ZN (n 34));
634
     NOR2 X1 g47949(.A1 (superstate[13]), .A2 (superstate[11]), .ZN
635
              (n 35));
636
         NOR2 X1 g47950(.A1 (state[1]), .A2 (state[0]), .ZN (n 33));
637
         NOR2 X1 g47951(.A1 (superstate[8]), .A2 (superstate[10]), .ZN (n_32));
         NOR2 X1 g47952(.A1 (num press), .A2 (clear), .ZN (n 31));
638
639
         NAND2_X1 g47953(.Al (n_18), .A2 (state[1]), .ZN (n_30));
640
         NOR2_X1 g47954(.Al (n_18), .A2 (state[1]), .ZN (n_29));
         INV X1 g47955(.I (n 28), .ZN (n 27));
641
         NOR2 X1 g47956(.Al (init), .A2 (clear), .ZN (n 28));
642
         NAND2_X1 g47957(.Al (n 17), .A2 (state[4]), .ZN (n 26));
643
         NAND2 X1 g47959(.Al (n 5), .A2 (clear), .ZN (n 25));
644
645
         NOR2_X1 g47960(.Al (n_1), .A2 (clear), .ZN (n_23));
646
         INV X1 g47961(.I (superstate[10]), .ZN (n 22));
647
         INV X1 g47962(.I (state[4]), .ZN (n 21));
648
         INV_X1 g47963(.I (superstate[13]), .ZN (n_20));
         INV X1 g47964(.I (superstate[9]), .ZN (n_19));
649
650
         INV X1 g47965(.I (state[0]), .ZN (n 18));
651
         INV_X1 g47966(.I (state[3]), .ZN (n_17));
652
         INV X1 g47967(.I (lock), .ZN (n 16));
         INV X1 g47968(.I (superstate[12]), .ZN (n 15));
653
654
         INV X1 g47969(.I (superstate[8]), .ZN (n 14));
         INV X1 g47970(.I (superstate[6]), .ZN (n_13));
655
         INV_X1 g47971(.I (state[2]), .ZN (n_12));
656
657
         INV_X1 g47972(.I (cc[14]), .ZN (n_11));
658
         INV X1 g47973(.I (cc[9]), .ZN (n 10));
```

```
659
         INV_X1 g47974(.I (sc[8]), .ZN (n_9));
         INV X1 g47975(.I (cc[1]), .ZN (n_8));
660
661
         INV X1 g47976(.I (press val[0]), .ZN (n 7));
662
         INV X1 g47977(.I (clear), .ZN (n 6));
         INV X1 g47978(.I (init), .ZN (n 5));
663
         INV X1 g47979(.I (press val[2]), .ZN (n 4));
664
         INV X1 g47980(.I (press_val[3]), .ZN (n_3));
665
         INV X1 g47981(.I (press val[1]), .ZN (n 2));
666
667
         INV X1 g47982(.I (num press), .ZN (n 1));
668
         NOR3_X1 g2(.Al (n_437), .A2 (n_136), .A3 (n_40), .ZN (n_438));
669
         XNOR2_X1 g3(.Al (n_2), .A2 (cc[5]), .ZN (n_437));
670
         AOI21 X1 g47983(.Al (n 439), .A2 (n 152), .B (init), .ZN (n 440));
         NOR2 X1 g47984(.Al (n 127), .A2 (n 179), .ZN (n 439));
671
         AOI21_X1 g47985(.Al (n_441), .A2 (n_25), .B (n_168), .ZN (n_442));
672
673
         NAND2 X1 g47986(.Al (n 150), .A2 (n 28), .ZN (n 441));
       endmodule
674
```

In num_capture module, DFF was only used for the peak detector of press signals and the mapped verilog matched that design.

And as expected, the fsm was built with combinational logic except the state register, meaning that there are no inferred latches or other problematic design.

Visual Waveforms from Mapped Verilog

For each figure, it will contain waveforms for behavior verilog (up) and mapped verilog (down).



Figure 1. Waveform of "Testing security code states (S0-S4)" in TB



Figure 2. Waveform of "Testing customer code states (S5-S9)" in TB




Figure 3. Waveform of "Testing resetting/counterfeit states (S10-S17)", "Clear tests" in TB



Figure 4. Waveform of "Testing resetting/counterfeit states (S10-S17)", "Security code fail tests" in TB




Figure 5. Waveform of "Testing resetting/counterfeit states (S10-S17)", "Fully counterfeit test" + "Reset test" + "Back to S10" with same cc" in TB




Figure 6. Waveform of "Testing unlocking states", "Clear tests" + "Customer code fail tests" in TB




Figure 7. Waveform of "Testing unlocking states", "Unlock test" in TB

The difference between the two waveforms isn't very clear when we try to look at its state transitions.

I zoomed in a specific part of the waveform just to show the how the waveform of mapped verilog is different from behavior verilog. (Figure 8)




Figure 8. Showcase of difference between two waveforms

In the behavior verilog waveform, we see that "num_press" rises at the same time as "two", but in the mapped verilog waveform it has a delay caused by combinational logic.

The other difference is press_val. Press_val is the result of combination logic from inputs zero ~ nine. We can see that when it transitions from f to 2, there is an incorrect value in between, this is probably because the combinational logic hasn't fully processed yet, or in other words, the bus isn't stable yet.

These are the two most significant difference I found between the waveforms. It also caused errors in my original design which is the reason why I modified my behavioral verilog code. This tells us that when we write HDL code, it is very important to think about its hardware, or else the design will fail after synthesis.

Compile Outputs

_____ Generated by: Encounter(R) RTL Compiler RC14.13 - v14.10-s027_1 Generated on: Oct 06 2021 11:02:03 pm Module: fsm Technology library: NanGate_15nm_OCL revision 1.0 Operating conditions: worst_low (balanced_tree) Wireload mode: enclosed Area mode: timing library _____

Instance	Cells	Cell Area	Net Area	Total Area	Wireload
fsm	477	146	0	146	<none> (D)</none>
asdf	50	12	0	12	<none> (D)</none>

(D) = wireload is default in technology library

Figure 9. Number of Cells

Generated by: Encounter(R) RTL Compiler RC14.13 - v14.10-s027_1
Generated on: Oct 06 2021 11:02:03 pm
Module: fsm
Technology library: NanGate_15nm_OCL revision 1.0
Operating conditions: worst_low (balanced_tree)
Wireload mode: enclosed
Area mode: timing library

Gate	Instances	Area	Library
AND2_X1	8	2.359	NanGate_15nm_0CL
AND3 X2	2	0.786	NanGate 15nm OCL
AND4 X1	3	1.327	NanGate 15nm OCL
A0I21_X1	12	3.539	NanGate_15nm_OCL
A0I22_X1	12	4.129	NanGate_15nm_0CL
DFFRNQ_X1	1	1.278	NanGate_15nm_0CL
DFFSNQ_X1	14	17.891	NanGate_15nm_0CL
INV X1	83	12.239	NanGate 15nm OCL
LHQ X1	32	22.020	NanGate 15nm OCL
NAND2 X1	68	13.369	NanGate 15nm OCL
NAND3 X1	23	6.783	NanGate 15nm OCL
NAND4 X1	28	9.634	NanGate_15nm_OCL
NOR2_X1	100	19.661	NanGate_15nm_0CL
NOR3_X1	26	7.668	NanGate_15nm_0CL
NOR4_X1	25	8.602	NanGate_15nm_0CL
0AI21 X1	11	3.244	NanGate 15nm OCL
0AI22 X1	9	3.097	NanGate 15nm OCL
0R2 X1	1	0.295	NanGate 15nm OCL
0R3 X1	1	0.393	NanGate 15nm OCL
0R4 X1	4	1.769	NanGate_15nm_OCL
XNOR2_X1	14	6.193	NanGate_15nm_0CL
total	477	146.276	

Type	Instances	Area	Area %
sequential inverter logic	47 83 347	41.189 12.239 92.848	28.2 8.4 63.5
total	477	146.276	100.0

Figure 10. Area/Gates

```
Encounter(R) RTL Compiler RC14.13 - v14.10-s027_1
 Generated by:
 Generated on:
                           Oct 06 2021 11:02:04 pm
 Module:
                           fsm
 Technology library:
                           NanGate_15nm_OCL revision 1.0
 Operating conditions:
                          worst_low (balanced_tree)
 Wireload mode:
                           enclosed
 Area mode:
                           timing library
                Leakage
                            Dynamic
Instance Cells Power(nW) Power(nW) Power(nW)
           477 119.446 226302.584 226422.030 50 10.004 12643.756 12653.760
fsm
 asdf
```

Figure 11. Power

Generated by: Encounter(R) RTL Compiler RC14.13 Generated on: Oct 06 2021 11:02:03 pm Module: fsm Technology library: NanGate_15nm_OCL revision 1.0 Operating conditions: worst_low (balanced_tree) Wireload mode: enclosed Area mode: timing library					3 - v14.10-s	027_	
Pin	Туре	Fanout			Delay (ps)	Arrival (ps)	
(clock clk)	launch					0 R	
superstate reg[12]/CLK	cauncii			0		0 R	
	DFFSNQ X1	5	4.2	7	+16	16 F	
g47930/A4	or rong_xi	,	1.2	,	+0	16	
	NOR4 X1	5	5.0	28	+18	35 R	
g47860/A1			0.0		+0	35	
	NAND2 X1	2	1.7	10	+8	43 F	
g47846/A1					+0	43	
	NOR2 X1	6	6.0	18	+13	56 R	
g47796/A1	-				+0	56	
	NAND2 X1	4	3.4	11	+10	65 F	
g47702/A1	_				+0	65	
	NAND4 X1	1	1.1	5	+5	70 R	
g47637/A1	_				+0	70	
g47637/ZN I	NOR4 X1	1	0.9	5	+3	73 F	
g47599/A1					+0	73	
g47599/ZN I	NAND4_X1	1	1.1	6	+4	77 R	
g47577/A1					+0	77	
	NOR4_X1	3	2.6	6	+5	82 F	
g47569/A3					+0	82	
	DR4_X1	1	0.5	3	+10	91 F	
	DFFSNQ_X1				+0	91	
_ 3. 3.	setup			0	+9	100 R	
(clock clk)	capture					120 R	
Cost Group : 'clk' (patl Timing slack : 20ps Start-point : superstate End-point : superstate	_ _reg[12]/CL	.k')					

Figure 12. Timing

Clock period was set to 120ns because with 100ns clock period my design was getting 0ps timing slack. Testbench was also using a 120ns period clock to match our synthesis.

The clock period we synthesize with basically tells us the highest clock frequency our circuit can run at. For my case it would be 10MHz because I'm getting 0ps timing slack at clock period 100ns.

If we use a library with gates smaller than 15nm, the power and area would decrease but the cell count will be the same since it is determined by our verilog logic.

Notes

- Mapped Verilog file fsm_map.v , updated num_capture.sv and updated fsm.sv are submitted along with this report.
- This is re-submission, please ignore my first and second submission.