


# 1. NAND3 Simulation & Layout

## Area/delay:

Area	Delay (tphl)	Delay (tplh)	Area x Delay(ave)
$0.22464 \mu m^2$	17.036ps	13.71ps	$3.453 \mu m^2 ps$


## Layout + DRC results:




To get equal tphl and tplh, PMOS fins were set to 4 and NMOS fins were set to 6.

The width was  $0.28\mu m$  and  $0.36\mu m$  respectively.

### Schematic for LVS:




### LVS results:



#### PEX netlist:

#### Testbench schematic:



The worst-case for tplh would-be A, B = high and C switches from high and low.


For the pull-up network, this transition would only connect one path giving us the WC tplh.

The worst-case for tplh would-be A, B = high and C switches from low and high.

For the pull-down network, the capacitance in A, B would be charged before the transition and they must discharge after C switches to high, giving us the WC tphl.

We will measure tphl and tplh using the above testbench (toggling C between high and low).


# WV:



 $tphl=17.036ps,\,tplh=13.71ps.$ 

The difference is = 3.326ps, which fulfills the requirement <5ps difference.

(a) 5:2Mg



(b)


WC transition would be when parallel transitors only have one path thats conducting. Woust case toppe: => ABCD -> ABCD wand be the WC transition because if 1) was originally off, all the other notes would have to discharge after the transition.

Worst case topy:


Using the same logic as above:
WC transition: ABCD > 0011

This is the case that the most nodes will have to sharge.

Tphl test bench schematic (sizing was achieved using  $2\lambda = 1$  fin):




## Tphl WV results:




From the results wavefrom, we can see that the tphl is 13.33ps.

Tplh testbench schematics (sizing was achieved using  $2\lambda = 1$  fin):



## Tphl WV results:



From the results wavefrom, we can see that the tplh is 7.63ps.

**3.** 

$$\frac{3}{0UT} = C = \overline{A}(sel + selB) + \overline{B}(sel + selB)$$

$$0UT = \overline{A}(sel + selB) \overline{B}(sel + selB) = (A + (sel selB))(B + (sel selB))$$

R<sub>1</sub>= Regnx 
$$\frac{L}{W}$$
 = 12.5kx  $\frac{1}{2}$  = 6.75 k  $\Omega$   
R<sub>2</sub> = Regnx  $\frac{L}{W}$  = 6.74k  $\Omega$   
C<sub>1</sub> = 129 x Ceff + 2x49 x Ceff + 49 x Cg  
= 2.4 fF  
C<sub>2</sub> = 89 x Ceff + 49 x Cg + 120 x Cg x f  
= 1.6 fF + 2.4 ff F

(1) 
$$\frac{R}{C_{1}} = \frac{C_{1} \times S_{1}}{C_{2}}$$
,  $C_{3} = 1.2 \text{ fF} + SOFF$ 

RC delay:  $(RC_{1} + R_{2}C_{2} + R_{3}C_{3})$ 

$$= (15p_{5} + (10p_{5} + 15(p_{5}) + (1.5p_{5} + \frac{312.5}{f} + \frac{512.5}{f}))$$

$$= 32.5p_{5} + (15f + \frac{312.5}{f})$$

$$= 0 \Rightarrow \frac{1}{C_{1}} = 0 \Rightarrow \frac{1}{C_{2}} = \frac{112.5}{f}$$

$$= 0 \Rightarrow \frac{1}{C_{1}} = 0 \Rightarrow \frac{1}{C_{2}} = \frac{112.5}{f}$$

$$= \frac{1}{C_{2}} = \frac{112.5}{f}$$

$$= \frac{1}{C_{2}} = \frac{1}{C_$$