

# Report Lab 1

---


## Design Specification

### Lab1\_1:

output w, x, y, z

input a, b, c, d

Block Diagram:




### Lab1\_2:

output c0, c1, c2, c3

input a0, a1, b0, b1


Block Diagram:


**Lab1\_3**

input [2:0] a, [2:0] b, m

output [2:0] s, v

Block Diagram:




Lab1 bonus

input a0, a1, a2, b0, b1, b2

output reg o0, o1, o2


Block Diagram:



## Design Implementation

### Lab1\_1

input				output			
a	b	c	d	w	x	y	z
0	0	0	0	0	0	1	1
0	0	0	1	0	1	0	0
0	0	1	0	0	1	0	1
0	0	1	1	0	1	1	0
0	1	0	0	0	1	1	1
0	1	0	1	1	0	0	0
0	1	1	0	1	0	0	1
0	1	1	1	1	0	1	0
1	0	0	0	1	0	1	1
1	0	0	1	1	1	0	0
1	0	1	0	x	x	x	x
1	0	1	1	x	x	x	x
1	1	0	0	x	x	x	x
1	1	0	1	x	x	x	x
1	1	1	0	x	x	x	x
1	1	1	1	x	x	x	x



$$\begin{aligned} w &= a + bc + bd \\ &= a + b(c + d) \end{aligned}$$

$$\begin{aligned} x &= b'd + b'c + bc'd' \\ &= b'(c + d) + b(c + d)' \end{aligned}$$

$$y = c'd' + cd$$

$$z = d'$$

Truth Table:

inputs				outputs			
a	b	c	d	w	x	y	z
0	0	0	0	0	0	1	1
0	0	0	1	0	1	0	0
0	0	1	0	0	1	0	1
0	0	1	1	0	1	1	0
0	1	0	0	0	1	1	1
0	1	0	1	1	0	0	0
0	1	1	0	1	0	0	1
0	1	1	1	1	0	1	0
1	0	0	0	1	0	1	1
1	0	0	1	1	1	0	0
1	0	1	0	x	x	x	x
1	0	1	1	x	x	x	x
1	1	0	0	x	x	x	x
1	1	0	1	x	x	x	x
1	1	1	0	x	x	x	x
1	1	1	1	x	x	x	x

1	0	1	1	x	x	x	x
1	1	0	0	x	x	x	x
1	1	0	1	x	x	x	x
1	1	1	0	x	x	x	x
1	1	1	1	x	x	x	x

## Lab1\_2

When 2-bit multiplicand  $a(a_1, a_0) \times$  with 2-bit multiplier  $b(b_1, b_0)$ , the results are the product  $c(c_3, c_2, c_1, c_0)$

Which is:

$$C_0 = a_0 b_0$$

$$C_1 = a_0 b_1 \text{ xor } a_1 b_0$$

$$C_2 = a_1 b_1 \text{ xor } (a_0 b_1 \text{ and } a_1 b_0)$$

$$C_3 = a_1 b_1 \text{ and } (a_0 b_1 \text{ and } a_1 b_0)$$

Truth Table:

inputs				outputs			
a1	a0	b1	b0	c3	c2	c1	c0
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	0
0	0	1	0	0	0	0	0
0	0	1	1	0	0	0	0
0	1	0	0	0	0	0	0
0	1	0	1	0	0	0	1
0	1	1	0	0	0	1	0
0	1	1	1	0	0	1	1
1	0	0	0	0	0	0	0
1	0	0	1	0	0	1	0
1	0	1	0	0	1	0	0
1	0	1	1	0	1	1	0
1	1	0	0	0	0	0	0
1	1	0	1	0	0	1	1
1	1	1	0	0	1	1	0
1	1	1	1	1	0	0	1

## Lab1\_3

The addition and subtraction operation is combined into a circuit with one common binary adder by including an exclusive-OR gate with full adder. When the m input is 1, the circuit is a subtractor, while m input is 0, it become an adder. B with  $\text{xor } 0$  is just B, while B with  $\text{xor } 1$  is the complement of B. the B inputs are all complemented and a 1 is added through the input carry. the circuit performs the operation of A plus the 2's complement of B.

The detection of the overflow after the addition of 2 numbers are done by  $\text{xor}$  the c2 and c3. When 2 unsigned numbers are added, an overflow is detected from the end carry out of the most significant



position. In the case of signed numbers, the leftmost bit represent the sign, nd the negative number are in 2's complement form, and there is no overflow for signed bit.


## Lab1\_bonus

This question is more directly by comparing only the A and B and output the smaller result.

inputs		outputs
A	B	O
0	0	-
0	1	A
1	0	B
1	1	-

## Discussion





For this lab 1, these experiments make me have a better understanding about the conversion of BCD-to-Excess-3 Code, full adder, how to design the verilog code for the adder and subtractor and comparator. The results as expect are due to the correctness of the design for the function, including the connection of the inputs as to get the final outputs are high. I think this experiment are the basic for the verilog code, and I learned more about verilog than before.

## Conclusion

I think I can now have a better understanding about what I had learned from the last semester, because I can now write verilog by myself and I can implement the knowledge I learned to help me get the expected result from the experiment.

## References

Digital Design With An Introduction To The Verilog HDL Fifth Edition by M.Morris Mano and Micheal D. Ciletti

This book help me to correct my block diagram for the question 1, for rducing the amount of logic gates.