Source File

Design Sources:

```
1. <u>Instruction Memory</u>
2. `timescale 1ns / 1ps
3. /*
4. * Module: InstructionMemory
5.
    * Implements read-only instruction memory
6.
    * Memory contents are initialized from the file "ImemInit.v"
7.
8.
    */
9. module InstructionMemory(Data, Address);
           parameter T_rd = 20;
11.
          parameter MemSize = 40;
12.
13.
          output [31:0] Data;
14.
          input [31:0] Address;
15.
          reg [31:0] Data;
16.
          /*
17.
           * ECEN 651 Processor Test Functions
18.
           * Texas A&M University
19.
20.
           */
21.
22.
           always @ (Address) begin
23.
                  case(Address)
24.
25.
                   * Test Program 1:
                   * Sums $a0 words starting at $a1. Stores the sum at the end of the
26.
   array
                   * Tests add, addi, lw, sw, beq
27.
                   */
28.
29.
30.
31.
                  main:
                                                                             # Initialize
32.
                                 li $t0, 50
   the array to (50, 40, 30)
                                                                      # Store first value
33.
                                 sw $t0, 0($0)
34.
                                 li $t0, 40
35.
                                 sw $t0, 4($0)
                                                                      # Store Second
   Value
36.
                                 li $t0, 30
37.
                                 sw $t0, 8($0)
                                                                      # Store Third
   Value
38.
                                 li $a0, 0
                                                                             # address
   of array
```

```
39.
                                 li $a1, 3
                                                                             #3 values
   to sum
40.
                  TestProg1:
41.
                                 add $t0, $0, $0
                                                              # This is the sum
                                 add $t1, $0, $a0
42.
                                                                     # This is our array
   pointer
43.
                                 add $t2, $0, $0
                                                              # This is our index
   counter
44.
                  P1Loop:
                                 beq $t2, $a1, P1Done # Our loop
45.
                                        $t3, 0($t1)
                                                                             # Load
   Array[i]
46.
                                 add $t0, $t0, $t3
                                                                     # Add it into the
   sum
47.
                                 add $t1, $t1, 4
                                                              # Next address
                                 add $t2, $t2, 1
                                                              # Next index
48.
49.
                                j P1Loop
                                                                                    #
   Jump to loop
50.
                  P1Done:
                                 sw $t0, 0($t1)
                                                              # Store the sum at end of
   array
                                                              # Load Final Value
51.
                                 lw $t0, 12($0)
52.
                                                                                    #
                                 nop
   Complete
53.
                                 add $0, $s0, $s0
                                                     # do nothing
54.
                  */
55.
                         32'h00: Data = 32'h34080032;
                         32'h04: Data = 32'hac080000;
56.
57.
                         32'h08: Data = 32'h34080028;
58.
                         32'h0C: Data = 32'hac080004;
59.
                         32'h10: Data = 32'h3408001e;
                         32'h14: Data = 32'hac080008;
60.
61.
                         32'h18: Data = 32'h34040000;
                         32'h1C: Data = 32'h34050003;
62.
                         32'h20: Data = 32'h00004020;
63.
                         32'h24: Data = 32'h00044820;
64.
65.
                         32'h28: Data = 32'h00005020:
                         32'h2C: Data = 32'h11450005;
66.
                         32'h30: Data = 32'h8d2b0000;
67.
68.
                         32'h34: Data = 32'h010b4020;
69.
                         32'h38: Data = 32'h21290004;
70.
                         32'h3C: Data = 32'h214a0001;
71.
                         32'h40: Data = 32'h0800000b;
72.
                         32'h44: Data = 32'had280000;
73.
                         32'h48: Data = 32'h8c08000c;
74.
                         32'h4C: Data = 32'h00000000;
75.
                         32'h50: Data = 32'h02100020;
76.
```

```
77.
                  /*
78.
                   * Test Program 2:
                   * Does some arithmetic computations and stores result in memory
79.
80.
81.
82.
83.
                  main2:
                                        $a0, 32
                                                                             # Address
84.
                                 li
   of memory to store result
85.
                  TestProg2:
86.
                                 addi $2, $0, 1
                                                                      # \$2 = 1
                                                                      # \$3 = -1
87.
                                 sub
                                        $3, $0, $2
                                                                      # $5 = 1
88.
                                        $5, $3, $0
                                 slt
89.
                                        $6, $2, $5
                                                       # \$6 = 2
                                 add
90.
                                 or
                                        $7, $5, $6
                                                                             # \$7 = 3
91.
                                                                      # \$8 = -2
                                        $8, $5, $7
                                 sub
92.
                                                                      #\$9 = 2
                                        $9, $8, $7
                                 and
93.
                                        $9, 0($a0)
                                                                             # Store $9
                                 sw
   in DMem[8]
                                                              # Load Final Value
94.
                                 lw $9, 32($0)
95.
                                                                                     #
                                 nop
   Complete
                  */
96.
97.
                          32'h60: Data = 32'h34040020;
98.
                          32'h64: Data = 32'h20020001;
99.
                          32'h68: Data = 32'h00021822;
100.
                                 32'h6C: Data = 32'h0060282a;
101.
                                 32'h70: Data = 32'h00453020;
102.
                                 32'h74: Data = 32'h00a63825;
                                 32'h78: Data = 32'h00a74022;
103.
104.
                                 32'h7C: Data = 32'h01074824;
105.
                                 32'h80: Data = 32'hac890000;
                                 32'h84: Data = 32'h8c090020;
106.
                                 32'h88: Data = 32'h00000000;
107.
108.
109.
                          * Test Program 3
110.
111.
                          * Test Immediate Function
112.
                          */
113.
114.
115.
                                        TestProg3:
116.
                                        li $a0, 0xfeedbeef
                                                                      # $a0 =
   Oxfeedbeef
117.
                                        sw $a0, 36($0)
                                                                             # Store $a0
   in DMem[9]
```

118.	addi \$a1, \$a0, -2656	# \$a1 =
0xfeedb48f		
119.	sw \$a1, 40(\$0)	# Store \$a1
in DMem[10]		
120.	addiu \$a1, \$a0, -2656	# \$a1 =
0xfeeeb48f		
121.	sw \$a1, 44(\$0)	# Store \$a1
in DMem[11]		
122.	andi \$a1, \$a0, 0xf5a0	# \$a1 = 0xb4a0
123.	sw \$a1, 48(\$0)	# Store \$a1
in DMem[12]		
124.	sll \$a1, \$a0, 5	# \$a1 =
0xddb7dde0		
125.	sw \$a1, 52(\$0)	# Store \$a1
in DMem[13]		
126.	srl \$a1, \$a0, 5	# \$a1 =
0x07f76df7		
127.	sw \$a1, 56(\$0)	# Store \$a1
in DMem[14]		
128.	sra \$a1, \$a0, 5	#\$a1 = 0xfff76df7
129.	sw \$a1, 60(\$0)	# Store \$a1
in DMem[15]		
130.	slti \$a1, \$a0, 1	# \$a1 = 1
131.	sw \$a1, 64(\$0)	# Store \$a1
in DMem[16]		
132.	slti \$a1, \$a1, -1	#\$a1 = 0
133.	sw \$a1, 68(\$0)	# Store \$a1
in DMem[17]		иф 1 О
134.	sltiu \$a1, \$a0, 1	#\$a1 = 0
135.	sw \$a1, 72(\$0)	# Store \$a1
in DMem[18]	1	иф 1 1
136.	sltiu \$a1, \$a1, -1	# \$a1 = 1
137.	sw \$a1, 76(\$0)	# Store \$a1
in DMem[19]		0 6 141 46
138.	xori \$a1, \$a0, 0xf5a0 # \$a1	
139.	sw \$a1, 80(\$0)	# Store \$a1
in DMem[20]	1 \$-0. 26(\$0)	# T a a d
140.	lw \$a0, 36(\$0)	# Load
Value to test	lw \$01 40(\$0)	# Load
141.	lw \$a1, 40(\$0)	# Load
Value to test 142.	lw \$01 44(\$0)	# Lood
Value to test	lw \$a1, 44(\$0)	# Load
143.	lw \$a1, 48(\$0)	# Load
Value to test	τw ψατ, τ ο(ψυ)	π Luau
value to test		

144.	lw \$a1, 52(\$0)	# Load
Value to test	1 0 1 56(00)	// T 1
145. Value to test	lw \$a1, 56(\$0)	# Load
146.	lw \$a1, 60(\$0)	# Load
Value to test	τw φατ, σο(φο)	πLoau
147.	lw \$a1, 64(\$0)	# Load
Value to test	, , , ,	
148.	lw \$a1, 68(\$0)	# Load
Value to test		
149.	lw \$a1, 72(\$0)	# Load
Value to test		
150.	lw \$a1, 76(\$0)	# Load
Value to test	1 0 1 00(00)	<i>u</i> * 1
151.	lw \$a1, 80(\$0)	# Load
Value to test 152.	202	
# Complete	nop	
153. */		
154.	32'hA0: Data = 32'h3c01feed;	
155.	32'hA4: Data = 32'h3424beef;	
156.	32'hA8: Data = 32'hac040024;	
157.	32'hAC: Data = 32'h2085f5a0;	
158.	32'hB0: Data = 32'hac050028;	
159.	32'hB4: Data = 32'h2485f5a0;	
160.	32'hB8: Data = 32'hac05002c;	
161.	32'hBC: Data = 32'h3085f5a0;	
162.	32'hC0: Data = 32'hac050030;	
163.	32'hC4: Data = 32'h00042940;	
164.	32'hC8: Data = 32'hac050034;	
165.	32'hCC: Data = 32'h00042942;	
166.	32'hD0: Data = 32'hac050038;	
167.	32'hD9: Data = 32'h00042943;	
168. 169.	32'hD8: Data = 32'hac05003c; 32'hDC: Data = 32'h28850001;	
170.	32'hE0: Data = 32'hac050040;	
171.	32'hE4: Data = 32'h28a5ffff;	
172.	32'hE8: Data = 32'hac050044;	
173.	32'hEC: Data = 32'h2c850001;	
174.	32'hF0: Data = 32'hac050048;	
175.	32'hF4: Data = 32'h2ca5ffff;	
176.	32'hF8: Data = 32'hac05004c;	
177.	32'hFC: Data = 32'h3885f5a0;	
178.	32'h100: Data = 32'hac050050;	
179.	32'h104: Data = 32'h8c040024;	
180.	32'h108: Data = 32'h8c050028;	

```
181.
                                 32'h10C: Data = 32'h8c05002c;
182.
                                 32'h110: Data = 32'h8c050030;
183.
                                 32'h114: Data = 32'h8c050034;
184.
                                 32'h118: Data = 32'h8c050038;
185.
                                 32'h11C: Data = 32'h8c05003c;
186.
                                 32'h120: Data = 32'h8c050040;
187.
                                 32'h124: Data = 32'h8c050044;
188.
                                 32'h128: Data = 32'h8c050048;
                                 32'h12C: Data = 32'h8c05004c;
189.
190.
                                 32'h130: Data = 32'h8c050050;
191.
                                 32'h134: Data = 32'h00000000;
192.
                          /*
193.
194.
                          * Test Program 4
195.
                          * Test jal and jr
                          */
196.
                          /*
197.
198.
                         TestProg4:
199.
                                                                             # $t1 =
                                        li $t1, 0xfeed
   0xfeed
200.
                                        li $t0, 0x190
                                                                             # Load
   address of P4jr
                                                                                     #
201.
                                        jr $t0
   Jump to P4jr
202.
                                        li $t1, 0
                                                                                     #
   Check for failure to jump
203.
                          P4jr: sw $t1, 84($0)
                                                                      # $t1 should be
   Oxfeed if successful
204.
                                        li $t0, 0xcafe
                                                                             # $t0 =
   0xcafe
205.
                                        jal P4Jal
                                                                                     #
   Jump to P4Jal
                                                                             # Check
206.
                                        li $t0, 0xbabe
   for failure to jump
                                                              # $t0 should be 0xcafe if
207.
                         P4Jal: sw $t0, 88($0)
   successful
208.
                                        li $t2, 0xface
                                                                             # $t2 =
   0xface
209.
                                        j P4Skip
          # Jump to P4Skip
210.
                                        li $t2, 0
211.
                          P4Skip:
                                        sw $t2, 92($0)
                                                                      # $t2 should be
   Oxface if successful
212.
                                        sw $ra, 96($0)
                                                                             # Store $ra
213.
                                        lw $t0, 84($0)
                                                                             # Load
   value for check
```

214.	lw \$t1, 88(\$0) # Load
value for check	
215.	lw \$t2, 92(\$0) # Load
value for check	
216.	lw \$ra, 96(\$0) # Load
value for check	
217.	
218.	*/
219.	32'h180: Data = 32'h3409feed;
220.	32'h184: Data = 32'h34080190;
221.	32'h188: Data = 32'h01000008;
222.	32'h18C: Data = 32'h34090000;
223.	32'h190: Data = 32'hac090054;
224.	32'h194: Data = 32'h3408cafe;
225.	32'h198: Data = 32'h0c000068;
226. 227.	32'h19C: Data = 32'h3408babe;
228.	32'h1A0: Data = 32'hac080058; 32'h1A4: Data = 32'h340aface;
228. 229.	32'h1A8: Data = 32'h0800006c;
230.	32'h1AC: Data = 32'h340a0000;
231.	32 h 180: Data = $32 h 340 a 00000$; $32 h 180$: Data = $32 h a 00005$ c;
232.	32'h1B4: Data = 32'hac1f0060;
233.	32'h1B8: Data = 32'h8c080054;
234.	32'h1BC: Data = 32'h8c090058;
235.	32'h1C0: Data = 32'h8c0a005c;
236.	32'h1C4: Data = 32'h8c1f0060;
237.	32'h1C8: Data = 32'h00000000;
238.	,
239.	
240.	/*
241.	* Test Program 5
242.	* Tests Overflow Exceptions
243.	*/
244.	
245.	/*
246.	Test5-1:
247.	li \$t0, -2147450880
248.	add \$t0, \$t0, \$t0
249.	lw $$t0, 4($0)$ #incorrect if this instruction
completes	
250.	
251.	Test5-2:
252.	li \$t0, 2147450879
253.	add \$t0, \$t0, \$t0
254.	lw $$t0, 4($0)$ #incorrect if this instruction
completes	

```
255.
256.
                         Test 5-3:
257.
                                        lw $t0, 4($0)
258.
                                        li $t0, -2147483648
259.
                                        li $t1, 1
260.
                                        sub $t0, $t0, $t1
261.
                                        lw $t0, 4($0)
262.
                         Test 5-4:
263.
                                        li $t0, 2147483647
264.
265.
                                        mula $t0, $t0, $t0
                                        lw $t0, 4($0)
266.
                         */
267.
268.
                                 32'h300: Data = 32'h3c018000;
                                 32'h304: Data = 32'h34288000;
269.
                                 32'h308: Data = 32'h01084020;
270.
271.
                                 32'h30C: Data = 32'h8c080004;
272.
273.
                                32'h310: Data = 32'h3c017fff:
                                 32'h314: Data = 32'h34287fff;
274.
                                 32'h318: Data = 32'h01084020;
275.
276.
                                 32'h31C: Data = 32'h8c080004;
277.
278.
                                32'h320: Data = 32'h8c080004;
279.
                                 32'h324: Data = 32'h3c088000;
280.
                                 32'h328: Data = 32'h34090001;
281.
                                 32'h32C: Data = 32'h01094022;
282.
                                 32'h330: Data = 32'h8c080004;
283.
                                 32'h334: Data = 32'h3c017FFF:
284.
                                 32'h338: Data = 32'h3428FFFF;
285.
286.
                                 32'h33C: Data = 32'h01084038;
                                32'h340: Data = 32'h8c080004;
287.
288.
289.
290.
                          * Overflow Exception
291.
292.
                         /*
293.
                                        lw $t0, 0($0)
294.
                         */
295.
                                 32'hF0000000: Data = 32'h8c080000;
296.
               /*
297.
298.
                          * Test Program 6
299.
                          * Test Branch Prediction performance
                          */
300.
```

```
301.
                                          li $t5.0
302.
                                                           # initialize data to 0
303.
                                          li $t0, 100
                                                           # initialize exit value
304.
                                          li $t1, 0
                                                           # initialize outer loop index to
   0
305.
                                 outer_loop:
306.
                                          addi $11, $11, 1 #increment outer loop index
307.
                                          li $t2, 0
                                                       #initialize inner loop index to 0
308.
                                 inner_loop:
309.
                                          addi $t2, $t2, 1 #increment inner loop index
310.
                                          addi $t5, $t5, 1 #increment data
311.
                                          bne $t2, $t0, inner_loop #go back to top of
   inner loop
                                          bne $t1, $t0, outer_loop #go back to top of
312.
   outer loop
313.
                                          sw $t5, 12($0) #store data into memory
                                          lw $t5, 12($0) #load data back out of memory
314.
315.
                32'h500: Data = 32'h240d0000:
316.
                32'h504: Data = 32'h24080064;
317.
318.
                32'h508: Data = 32'h24090000;
                32'h50C: Data = 32'h21290001;
319.
320.
                32'h510: Data = 32'h240a0000;
321.
                32'h514: Data = 32'h214a0001;
322.
                32'h518: Data = 32'h21ad0001;
                32'h51C: Data = 32'h1548fffd;
323.
324.
                32'h520: Data = 32'h1528fffa;
325.
                32'h524: Data = 32'hac0d000c;
                32'h528: Data = 32'h8c0d000c;
326.
327.
328.
                          /*
329.
                                  * Test Program 7
330.
                                  * Test Branch Prediction performance again
331.
332.
                                  */
                                  /*
333.
                                          li $t5, 0
                                                           # initialize data to 0
334.
335.
                                          li $t0, 100
                                                           # initialize exit value
336.
                                          li $t1, 0
                                                           # initialize outer loop index to
   0
337.
                                 outer_loop:
338.
                                          addi $t1, $t1, 1 #increment outer loop index
339.
                                                       #initialize inner loop index to 0
340.
                                 inner_loop:
341.
                                          addi $t2, $t2, 1 #increment inner loop index
                                          andi $t3, $t2, 2 #mask inner loop index
342.
```

```
343.
                                        li $t4, 1
                                                    #set $t4 to 1
344.
                                        beg $t3, $0, skip1
345.
                                        li $t4, 0
                                                    #set $t4 to 0
346.
                                skip1:
                                        beq $t4, $0, skip2
347.
348.
                                        addi $t5, $t5, 1 #increment data
349.
                                skip2:
                                        beq $t2, $t1, exit_inner
350.
                                        j inner_loop #go back to top of loop
351.
352.
                                exit_inner:
353.
                                        beq $t1, $t0, exit_outer
354.
                                        j outer_loop
355.
                                exit_outer:
                                        sw $t5, 12($0) #store data into memory
356.
                                        lw $t5, 12($0) #load data back out of memory
357.
                                  */
358.
359.
360.
                32'h400: Data = 32'h240d0000;
361.
                32'h404: Data = 32'h24080064:
362.
                32'h408: Data = 32'h24090000;
363.
                32'h40C: Data = 32'h21290001;
                32'h410: Data = 32'h240a0000;
364.
365.
                32'h414: Data = 32'h214a0001;
366.
                32'h418: Data = 32'h314b0002;
367.
                32'h41C: Data = 32'h240c0001;
368.
                32'h420: Data = 32'h11600001;
369.
                32'h424: Data = 32'h240c0000;
370.
                32'h428: Data = 32'h11800001;
                32'h42C: Data = 32'h21ad0001;
371.
                32'h430: Data = 32'h11490001;
372.
373.
                32'h434: Data = 32'h08000105;
374.
                32'h438: Data = 32'h11280001;
                32'h43C: Data = 32'h08000103;
375.
                32'h440: Data = 32'hac0d000c;
376.
377.
                32'h444: Data = 32'h8c0d000c:
378.
379.
380.
                                default: Data = 32'hXXXXXXXX;
381.
                         endcase
382.
                  end
383.
          Endmodule
```

2. Control unit

[`]timescale 1ns / 1ps

```
// Company:
// Engineer:
//
// Create Date: 12:23:34 03/10/2009
// Design Name:
// Module Name:
              SingleCycleControl
// Project Name:
// Target Devices:
// Tool versions:
// Description:
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
//
`define RTYPEOPCODE 6'b000000
`define LWOPCODE
                   6'b100011
`define SWOPCODE
                   6'b101011
`define BEQOPCODE
                    6'b000100
'define JOPCODE 6'b000010
`define ORIOPCODE
                   6'b001101
`define ADDIOPCODE 6'b001000
`define ADDIUOPCODE 6'b001001
`define ANDIOPCODE 6'b001100
`define LUIOPCODE
                   6'b001111
`define SLTIOPCODE 6'b001010
```

```
`define SLTIUOPCODE 6'b001011
```

```
`define AND 4'b0000
```

'define OR 4'b0001

`define ADD 4'b0010

`define SLL 4'b0011

`define SRL 4'b0100

`define SUB 4'b0110

`define SLT 4'b0111

`define ADDU 4'b1000

`define SUBU 4'b1001

'define XOR 4'b1010

'define SLTU 4'b1011

'define NOR 4'b1100

'define SRA 4'b1101

`define LUI 4'b1110

`define FUNC 4'b1111

module PipelinedControl(RegDst, ALUSrc_shmt,ALUSrc_immd, MemToReg, RegWrite, MemRead, MemWrite, Branch, Jump, SignExtend, ALUOp, Opcode,Func);

```
input wire [5:0] Opcode;
output RegDst;
output ALUSrc_shmt; //Takes shamt value when high ,else register file value
output ALUSrc_immd; //Takes immediate value when high ,else register file value
output MemToReg; //To select datamemory/ALU output
output RegWrite;
```

output MemRead;

[`]define XORIOPCODE 6'b001110

[`]define SLLFunc 6'b000000

[`]define SRLFunc 6'b000010

^{&#}x27;define SRAFunc 6'b000011

```
output MemWrite;
 output Branch;
 output Jump;
 output SignExtend;
 output [3:0] ALUOp;
 input wire [5:0] Func;//input functional bits from instruction.
  reg RegDst, ALUSrc_shmt, ALUSrc_immd, MemToReg, RegWrite, MemRead, MemWrite,
Branch, Jump, SignExtend;
  reg [3:0] ALUOp;
  always @ (Opcode or Func) begin
    case(Opcode)
      `RTYPEOPCODE: begin
       if ((Func == `SLLFunc)| (Func == `SRLFunc)| (Func == `SRAFunc))begin
         RegDst \leftarrow 1'b1;
         ALUSrc_shmt <= 1'b1; //FOr shift functions, use it as shamt instead of register
         ALUSrc_immd <= 1'b0;
         MemToReg <= 1'b0;
         RegWrite <= 1'b1;
         MemRead <= 1'b0;
         MemWrite <= 1'b0;
         Branch <= 1'b0;
         Jump <= 1'b0;
         SignExtend <= 1'b0;
         ALUOp <= `FUNC;
      end
      else begin
         RegDst \leq 1'b1;
         ALUSrc_shmt <= 1'b0;
         ALUSrc_immd <= 1'b0;
```

```
MemToReg <= 1'b0;
  RegWrite <= 1'b1;
  MemRead <= 1'b0;
  MemWrite <= 1'b0;
  Branch <= 1'b0;
  Jump <= 1'b0;
  SignExtend <= 1'b0;
  ALUOp <= `FUNC;
  end
  end
`LWOPCODE: begin
  RegDst \leftarrow 1'b0;
  ALUSrc_shmt <= 1'b0;
  ALUSrc_immd <= 1'b1; // Use immediate address
  MemToReg <= 1'b1;
  RegWrite <= 1'b1;
  MemRead <= 1'b1;
  MemWrite <= 1'b0;
  Branch <= 1'b0;
  Jump <= 1'b0;
  SignExtend <= 1'b1;
  ALUOp <= `ADD;
end
`SWOPCODE: begin
  RegDst \leftarrow 1'b0;
  ALUSrc_shmt <= 1'b0; //NO need to shift this
  ALUSrc_immd <= 1'b1; //Should take as immediate value
  MemToReg <= 1'b1;
  RegWrite <= 1'b0;
  MemRead <= 1'b0;
```

```
MemWrite <= 1'b1;
  Branch <= 1'b0;
  Jump <= 1'b0;
  SignExtend <= 1'b1;
  ALUOp <= `ADD;
end
`BEQOPCODE: begin
  RegDst <= 1'b0;
  ALUSrc_shmt <= 1'b0; //No need of shamt in branch
  ALUSrc_immd <= 1'b0; //Equality comparison for branch is done in register file
  MemToReg <= 1'b0;
  RegWrite <= 1'b0;
  MemRead <= 1'b0;
  MemWrite <= 1'b0;
  Branch <= 1'b1;
  Jump <= 1'b0;
  SignExtend <= 1'b1;
  ALUOp <= `SUB;
end
`JOPCODE: begin
  RegDst \leftarrow 1'b0;
  ALUSrc_shmt <= 1'b0;//No need of shamt in jump
  ALUSrc_immd <= 1'b0;
  MemToReg <= 1'b0;
  RegWrite <= 1'b0;
  MemRead <= 1'b0;
  MemWrite <= 1'b0;
  Branch <= 1'b0;
  Jump <= 1'b1;
  SignExtend <= 1'b1;
```

```
ALUOp <= `AND;
end
`ORIOPCODE: begin
  RegDst <= 1'b0;
  ALUSrc_shmt <= 1'b0;
  ALUSrc_immd <= 1'b1; //immediate required here
  MemToReg <= 1'b0;
  RegWrite <= 1'b1;
  MemRead <= 1'b0;
  MemWrite <= 1'b0;
  Branch <= 1'b0;
  Jump <= 1'b0;
  SignExtend <= 1'b0;
  ALUOp <= `OR;
end
`ADDIOPCODE: begin
  RegDst \leftarrow 1'b0;
  ALUSrc_shmt <= 1'b0;
  ALUSrc_immd <= 1'b1; //immediate taken here
  MemToReg <= 1'b0;
  RegWrite <= 1'b1;
  MemRead <= 1'b0;
  MemWrite <= 1'b0;
  Branch <= 1'b0;
  Jump <= 1'b0;
  SignExtend <= 1'b1;
  ALUOp <= `ADD;
end
`ADDIUOPCODE: begin
  RegDst \leftarrow 1'b0;
```

```
ALUSrc_shmt <= 1'b0;
  ALUSrc_immd <= 1'b1;
  MemToReg <= 1'b0;
  RegWrite <= 1'b1;
  MemRead <= 1'b0;
  MemWrite <= 1'b0;
  Branch <= 1'b0;
  Jump <= 1'b0;
  SignExtend <= 1'b0;
  ALUOp <= `ADDU;
end
`ANDIOPCODE: begin
  RegDst \leftarrow 1'b0;
  ALUSrc_shmt <= 1'b0;
  ALUSrc_immd <= 1'b1;
  MemToReg <= 1'b0;
  RegWrite <= 1'b1;
  MemRead <= 1'b0;
  MemWrite <= 1'b0;
  Branch <= 1'b0;
  Jump <= 1'b0;
  SignExtend <= 1'b0;
  ALUOp <= `AND;
end
`LUIOPCODE: begin
  RegDst <= 1'b0;
  ALUSrc_shmt <= 1'b0;
  ALUSrc_immd <= 1'b1;
  MemToReg <= 1'b0;
  RegWrite <= 1'b1;
```

```
MemRead <= 1'b0;
  MemWrite <= 1'b0;
  Branch <= 1'b0;
  Jump <= 1'b0;
  SignExtend <= 1'b0;
  ALUOp <= `LUI;
end
`SLTIOPCODE: begin
  RegDst \leftarrow 1'b0;
  ALUSrc_shmt <= 1'b0;
  ALUSrc_immd <= 1'b1;
  MemToReg <= 1'b0;
  RegWrite <= 1'b1;
  MemRead <= 1'b0;
  MemWrite <= 1'b0;
  Branch <= 1'b0;
  Jump <= 1'b0;
  SignExtend <= 1'b1;
  ALUOp <= `SLT;
end
`SLTIUOPCODE: begin
  RegDst \leftarrow 1'b0;
  ALUSrc_shmt <= 1'b0;
  ALUSrc_immd <= 1'b1;
  MemToReg <= 1'b0;
  RegWrite <= 1'b1;
  MemRead <= 1'b0;
  MemWrite <= 1'b0;
  Branch <= 1'b0;
  Jump <= 1'b0;
```

```
SignExtend <= 1'b1;
    ALUOp <= `SLTU;
  end
  `XORIOPCODE: begin
    RegDst \leftarrow 1'b0;
    ALUSrc_shmt <= 1'b0;
    ALUSrc_immd <= 1'b1;
    MemToReg <= 1'b0;
    RegWrite <= 1'b1;
    MemRead <= 1'b0;
    MemWrite <= 1'b0;
    Branch <= 1'b0;
    Jump <= 1'b0;
    SignExtend <= 1'b0;
    ALUOp <= `XOR;
  end
  default: begin
    RegDst \leq 1'bx;
    ALUSrc_shmt <= 1'bx;
    ALUSrc_immd <= 1'b1;
    MemToReg <= 1'bx;
    RegWrite <= 1'bx;
    MemRead <= 1'bx;
    MemWrite <= 1'bx;
    Branch <= 1'bx;
    Jump \ll 1'bx;
    SignExtend <= 1'bx;
    ALUOp <= 4'bxxxx;
  end
endcase
```

endmodule

3.Register File

```
3. `timescale 1ns / 1ps
5. // Company:
6. // Engineer:
7. //
8. // Create Date: 09/18/2019 08:40:41 AM
9. // Design Name:
10. // Module Name: RegisterFile
11. // Project Name:
12. // Target Devices:
13. // Tool Versions:
14. // Description:
15. //
16. // Dependencies:
17. //
18. // Revision:
19. // Revision 0.01 - File Created
20. // Additional Comments:
21. //
23.
24.
25. module RegisterFile(
26.
     output [31:0] BusA,
27.
     output [31:0] BusB,
28.
     input [31:0] BusW,
29.
     input [4:0] RA,
30.
     input [4:0] RB,
31.
     input [4:0] RW,
32.
     input RegWr,
33.
     input Clk
34.
     );
35.
     reg [31:0]registers[31:0];
36.
37.
38.
    assign BusA = (RA==0)? 32'd0 :registers[RA]; //Asynchronous read of RA.
    assign BusB = (RB==0)? 32'd0 :registers[RB];
39.
                                               //Asynchronous read of RB.
40.
41.
     always@(posedge Clk)
                                 //Storage at pos egde of clk to allow bypassing
42.
     begin
43.
       if (RegWr && RW!=5'd0)
44.
       begin
```

```
45.
         registers[RW] <= BusW;</pre>
46.
47.
       end
48.
     end
49.
50. Endmodule
4. Sign Extension
51. `timescale 1ns / 1ps
53. // Company:
54. // Engineer:
55.//
56. // Create Date: 10/04/2019 07:33:25 PM
57. // Design Name:
58. // Module Name: SignExtender
59. // Project Name:
60. // Target Devices:
61. // Tool Versions:
62. // Description:
63. //
64. // Dependencies:
65. //
66. // Revision:
67. // Revision 0.01 - File Created
68. // Additional Comments:
69. //
71.
72.
73. module SignExtender(
74.
    output [31:0] signex,
75.
    input SignExtend,
    input [15:0] Instruction
76.
77.
    );
78. wire signbit;
79. assign signbit = SignExtend==1'b1 ? Instruction[15]: 0;
80. assign signex={{16{signbit}}},Instruction[15:0]};
81.
82. Endmodule
5.ALU Control
83. `timescale 1ns / 1ps
85. // Company:
86. // Engineer:
```

```
87. //
88. // Create Date: 10/02/2019 08:12:01 AM
89. // Design Name:
90. // Module Name: ALUControl
91. // Project Name:
92. // Target Devices:
93. // Tool Versions:
94. // Description:
95. //
96. // Dependencies:
97. //
98. // Revision:
99. // Revision 0.01 - File Created
100.
         // Additional Comments:
101.
102.
         103.
         `define SLLFunc 6'b000000
104.
          'define SRLFunc 6'b000010
105.
          'define SRAFunc 6'b000011
106.
          'define ADDFunc 6'b100000
107.
          'define ADDUFunc 6'b100001
108.
109.
          'define SUBFunc 6'b100010
110.
          'define SUBUFunc 6'b100011
111.
          'define ANDFunc 6'b100100
          'define ORFunc 6'b100101
112.
113.
          'define XORFunc 6'b100110
114.
          'define NORFunc 6'b100111
115.
          'define SLTFunc 6'b101010
          'define SLTUFunc 6'b101011
116.
117.
118.
          `define AND 4'b0000
          `define OR 4'b0001
119.
          `define ADD 4'b0010
120.
121.
          'define SLL 4'b0011
          'define SRL 4'b0100
122.
123.
          `define SUB 4'b0110
124.
          `define SLT 4'b0111
125.
          'define ADDU 4'b1000
126.
          `define SUBU 4'b1001
127.
          'define XOR 4'b1010
128.
          `define SLTU 4'b1011
129.
          'define NOR 4'b1100
130.
          'define SRA 4'b1101
131.
          'define LUI 4'b1110
```

132.

```
133.
         module ALUControl(ALUCtrl, ALUop, FuncCode);
134.
         output reg [3:0]ALUCtrl;
135.
         input [3:0]ALUop;
136.
         input [5:0]FuncCode;
137.
138.
         always@(*)
139.
         begin
            case({ALUop,FuncCode})
140.
            {4'b1111,`SLLFunc}: ALUCtrl<= `SLL;
141.
            {4'b1111,`SRLFunc}: ALUCtrl<= `SRL;
142.
143.
            {4'b1111,`SRAFunc}: ALUCtrl<= `SRA;
            {4'b1111,`ADDFunc}: ALUCtrl<= `ADD;
144.
            {4'b1111,`ADDUFunc}: ALUCtrl<= `ADDU;
145.
146.
            {4'b1111,`SUBFunc}: ALUCtrl<= `SUB;
            {4'b1111,`SUBUFunc}: ALUCtrl<= `SUBU;
147.
            {4'b1111,`ANDFunc}: ALUCtrl<= `AND;
148.
149.
            {4'b1111,`ORFunc}: ALUCtrl<= `OR;
150.
            {4'b1111,`XORFunc}: ALUCtrl<= `XOR;
151.
            {4'b1111, `NORFunc}: ALUCtrl<= `NOR;
            {4'b1111,`SLTFunc}: ALUCtrl<= `SLT;
152.
            {4'b1111,`SLTUFunc}: ALUCtrl<= `SLTU;
153.
154.
            default: ALUCtrl <= ALUop;
155.
            endcase
156.
         end
157.
158.
         Endmodule
159.
6.ALU
```

`timescale 1ns / 1ps

```
`define AND 4'b0000
`define OR 4'b0001
'define ADD 4'b0010
`define SLL 4'b0011
`define SRL 4'b0100
`define SUB 4'b0110
`define SLT 4'b0111
`define ADDU 4'b1000
`define SUBU 4'b1001
'define XOR 4'b1010
`define SLTU 4'b1011
'define NOR 4'b1100
'define SRA 4'b1101
```

```
`define LUI 4'b1110
```

```
module ALU(BusW, Zero, BusA, BusB, ALUCtrl);
input wire [31:0] BusA, BusB;
output reg [31:0] BusW;
input wire [3:0] ALUCtrl;
output wire Zero;
wire less;
wire [63:0] Bus64;
assign less = (\{1'b0,BusA\} < \{1'b0,BusB\} ? 1'b1 : 1'b0); //checks which value is
greater.
assign Zero = ((BusW==0) ? 1'b1 : 1'b0); //checks which value is greater.
//assign Bus64 =
always@(*)begin
      case (ALUCtrl)
      `AND: BusW <= BusA & BusB;
  `OR: BusW <= BusA | BusB;
  `ADD: BusW <= BusA + BusB;
  `ADDU: BusW <= BusA + BusB;
  `SLL: BusW <= BusB << BusA;
  `SRL: BusW <= BusB >> BusA;
  `SUB: BusW <= BusA - BusB;
  `SUBU: BusW <= BusA - BusB;
  `XOR: BusW <= BusA ^ BusB;
  `NOR: BusW \leq \sim (BusA|BusB);
      `SLT: if(BusA[31] != BusB[31])
             begin
              if(BusA[31] > BusB[31])begin
               BusW <= 1;
               end else begin
               BusW \leq 0;
               end
               end else begin
                          if (BusA < BusB)
                          begin
                            BusW <= 1;
                          end
                          else
                          begin
```

```
BusW \le 0;
                      end
                     end
       `SLTU: if (BusA < BusB)
           begin
            BusW <= 1;
            end
            else
           begin
           BusW \le 0;
            end
       `SRA: BusW <= $signed(BusB)>>>$signed(BusA);
       `LUI: BusW <= BusB << 16;
   default:BusW <= 32'd0;
     endcase
end
endmodule
7. Data Memory
  `timescale 1ns / 1ps
  // Company:
  // Engineer:
  // Create Date: 09/18/2019 09:08:30 AM
  // Design Name:
  // Module Name: DataMemory
  // Project Name:
  // Target Devices:
  // Tool Versions:
  // Description:
  // Dependencies:
  // Revision:
  // Revision 0.01 - File Created
  // Additional Comments:
  //
  module DataMemory(ReadData, Address, WriteData, MemoryRead,
  MemoryWrite, Clock);
```

```
input wire [31:0] WriteData;
     input wire [5:0] Address;
     input wire MemoryRead, MemoryWrite;
     input wire Clock;
     reg [31:0] regs [63:0];
     integer i;
       initial begin
       for (i = 0; i < 32; i = i + 1) begin
                regs[i] \le 0;
               end
               end
    always @ (negedge Clock) begin
     if(MemoryWrite) begin
       regs[Address] <= WriteData;</pre>
       end
     end
     always @ (posedge Clock) begin
       if(MemoryRead) begin
       ReadData = regs[Address];
         //regs[Address] <= WriteData;</pre>
         end
       end
   endmodule
8. Forwarding Unit
   module ForwardingUnit(UseShamt, UseImmed, ID_Rs, ID_Rt, EX_Rw,
   MEM_Rw, EX_RegWrite, MEM_RegWrite, AluOpCtrlA, AluOpCtrlB,
                DataMemForwardCtrl_EX, DataMemForwardCtrl_MEM);
```

input UseShamt, UseImmed;

input [4:0] ID Rs, ID Rt, EX Rw, MEM Rw;

output reg DataMemForwardCtrl_EX, DataMemForwardCtrl_MEM;

input EX_RegWrite, MEM_RegWrite; output reg [1:0] AluOpCtrlA, AluOpCtrlB;

//wire [1:0] AluOpCtrlA, AluOpCtrlB;

output reg [31:0] ReadData;

```
always @ (*) begin
  // determining forwarding control signal for ALU forwardA
  if (UseShamt)
  AluOpCtrlA \leq 2'b0; //OUTPUT A = 00
  else if (EX_RegWrite && (EX_Rw != 0) && (EX_Rw == ID_Rs))
  AluOpCtrlA <= 2'd2; // OUTPUR A = 10
  else if (MEM_RegWrite && (MEM_Rw!=0) && (MEM_Rw == ID_Rs))
  AluOpCtrlA <= 2'd1; // 01
  else
  AluOpCtrlA=2'd3; //OUTPUT A = 11
  // determining forwarding control signal for ALU forwardB
  if(UseImmed)
  AluOpCtrlB <= 2'd0;
  else if (EX_RegWrite && (ID_Rt==EX_Rw) && (EX_Rw!=0) )
  AluOpCtrlB <= 2'd2;
  else if ( (MEM_RegWrite) && (ID_Rt == MEM_Rw) && (MEM_Rw!=0) )
  AluOpCtrlB <= 2'd1;
  else
  AluOpCtrlB <= 2'd3;
end
   //FOR DATA MEMORY
    always @(*) begin
        if(EX_RegWrite && (EX_Rw == ID_Rt) && (EX_Rw!=0)) begin
          DataMemForwardCtrl_MEM = 1;
          DataMemForwardCtrl_EX = 0;
        else if(MEM_RegWrite && (MEM_Rw == ID_Rt ) &&
(MEM_Rw!=0))begin
          DataMemForwardCtrl_MEM = 0; //default
          DataMemForwardCtrl_EX = 1;
        end
        else begin
```

DataMemForwardCtrl_EX = 0; //default DataMemForwardCtrl_MEM = 0; end

end

```
endmodule
9. Hazard Unit
`timescale 1ns / 1ps
// Company:
// Engineer:
//
// Create Date: 11/10/2019 11:59:40 PM
// Design Name:
// Module Name: HazardUnit
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
//
```

module HazardUnit (IF_write, PC_write, bubble, addrSel, Jump, Branch, ALUZero, memReadEX, currRs, currRt, prevRt, UseShamt, UseImmed, Clk, Rst);

```
output reg IF_write, PC_write, bubble;
output reg [1:0] addrSel;
input Jump, Branch, ALUZero, memReadEX, Clk, Rst;
input UseShamt, UseImmed;
input [4:0] currRs, currRt, prevRt;
reg LdHazard; // TO INDICATE A HAZARD CONDITON THAT REQUIRES
STALLING
reg [1:0] FSM, FSM_next; // States for FSM
parameter NoHazard_state = 2'b00;
parameter Jump_state = 2'b01;
parameter Branch_0_state = 2'b10; //branch taken
parameter Branch_1_state = 2'b11; //branch not taken
always @(*) begin
// Logic to detect if hazard is there or not
if(memReadEX && prevRt!= 5'd0) begin // rt from execute should be there along
with mem_read signal High
  if(prevRt == currRs) begin //if output of execute stage equals either of source
registers from ID stage, hazard is present
   LdHazard <=1;
  end
  else begin
   if ((UseShamt==0) && (UseImmed==0)) begin // When these are high we dont
forward data. When low ,we need to handle hazard comdition
        if (currRt==prevRt)
                                   // If UseImmediate is high, then register is not
used hence hazard wont be there
```

```
//If Useshamt is used then rs is not used, rt will be used
           LdHazard<=1;
        else
           LdHazard<=0;
    end
   else begin
        LdHazard <=0;
   end
       // end of else
  end
      // end of 1st If
end
 else begin
   LdHazard<=0;
  end
end // end of always
always @(negedge Clk) begin
  if (Rst==0)
   FSM <=0;
              // Reset FSM
  else
   FSM <=FSM_next; //Point to next state
end
always @(*) begin
case (FSM)
```

NoHazard_state: begin

to stall ID {IF_write, PC_write, bubble, addrSel} = 5'b01001; // addrsel==01 $FSM_next = 2'b01$; //This is the jump state end else if (LdHazard) begin//if hazard detected, stop fetching new IF and stop incrementing the PC and writing into pC {IF_write, PC_write, bubble, addrSel} = 5'b00100; //addrsel == 00FSM_next = 2'b00; // No Hazard State end else if (Branch) begin //IF STALL {IF_write, PC_write, bubble, addrSel} = 5'b00000;//as per the flow chart, go to branch zero and check for alu zero flag. Later resolve it back to normal FSM_next = 2'b10; //Branch Taken end else begin

if (Jump) begin // ID STALL // Make IF WRITE LOW

_

{IF_write, PC_write, bubble, addrSel} =

5'b11000;//normal state

FSM_next = 2'b00; // No Hazard State

end

end

Jump_state: begin

 $\{IF_write,\,PC_write,\,bubble,\,addrSel\} = 5'b11100;\!//stopping \\ execution\,until\,jump\,is\,resolved\,completely\,in\,nohazard\,unit$

```
FSM_next = 2'b00; //No Hazard state end
```

Branch_0_state: begin

if (!ALUZero)begin //branch not equal result

{IF_write, PC_write, bubble, addrSel} = 5'b11100;

FSM_next = 2'b00; // No Hazard State

end

else if (ALUZero) begin // branch equal result.

{IF_write, PC_write, bubble, addrSel} =

5'b01110;//stopping the IF stage incase branch gets detected. Assuming it to be BEQ and not BNEQ

FSM_next = 2'b11; //branch not taken

end

end

Branch_1_state: begin

{IF_write, PC_write, bubble, addrSel} =

5'b11100;//stopping execution until branch in completely resolved in no hazard unit.

FSM_next = 2'b00; // No Hazard State

end

default: begin

FSM_next = 2'b00; // No Hazard State

PC_write = 1'bx;

 $IF_write = 1bx;$

bubble = 1'bx;

addrSel = 2'bxx;

end

endcase

end

```
endmodule
10. Pipelined Proc
`timescale 1ns / 1ps
module PipelinedProc(CLK,Reset_L,startPC,dMemOut);
  input CLK;
              input Reset_L;
              input [31:0] startPC;
              output [31:0] dMemOut;
//Hazard
              wire Bubble;
              wire PCWrite;
              wire IFWrite;
              //Stage 1
              wire [31:0] currentPCPlus4;
              wire [31:0] jumpDescisionTarget;
              wire [31:0] nextPC;
                    [31:0] currentPC;
              reg
              wire [31:0] currentInstruction;
              //Stage 2
                    [31:0] currentInstruction2;
              reg
```

wire [5:0] opcode;

```
wire [4:0] rs, rt, rd;
             wire [15:0] imm16;
             wire [4:0]
                          shamt;
             wire [5:0] func;
                   [31:0] busA, busB, ALUImmRegChoice, signExtImm;
             wire
             wire [31:0] jumpTarget;
             //Stage 2 Control Wires
             wire regDst, aluSrc, memToReg, regWrite, memRead, memWrite,
branch, jump, signExtend;
             wire
                  UseShiftField;
             wire rsUsed, rtUsed;
             wire [4:0] rw;
             wire [3:0] aluOp;
             wire [31:0] ALUBIn;
             wire [31:0] ALUAIn;
             //Stage 3
                   [31:0] ALUAIn3, ALUBIn3, busB3, signExtImm3;
             reg
                   [4:0] rw3;
             reg
             wire [5:0] func3;
                   [31:0] shiftedSignExtImm;
             wire
                  [31:0] branchDst;
             wire [3:0]
                          aluCtrl;
             wire
                  aluZero;
             wire [31:0] aluOut;
             //Stage 3 Control
                   regDst3, memToReg3, regWrite3, memRead3, memWrite3,
             reg
branch3;
                   [3:0] aluOp3;
             reg
```

```
reg
                    aluZero4;
                    [31:0] branchDst4, aluOut4, busB4;
              reg
                    [4:0] rw4;
              reg
              wire [31:0] memOut;
              assign dMemOut = memOut;
              //Stage 4 Control
              reg memToReg4, regWrite4, memRead4, memWrite4, branch4;
              //Stage 5
                    [31:0] memOut5, aluOut5;
              reg
                    [4:0] rw5;
              reg
              wire [31:0] regWriteData;
              //Stage 5 Control
              reg memToReg5, regWrite5;
wire [31:0] Data;
wire [31:0] Address;
//reg [31:0] currentPC;
//output of Hazard Unit
wire [1:0] addrSel; // Mux select for PC
wire IF_write;
wire PC_write;
```

//Stage 4

```
wire bubble;
//Control Unit wires
wire RegDst; //selecting the actual bits of register file. If ==1 register file = 15 to 11
else 20 to 16.
wire MemToReg;// data of memory is written if =1 or data of alu is written if =0
wire RegWrite;//used to write to the registers in the register file
wire MemRead;//used to read from the memory
wire MemWrite;//used to write into the memory unit. Data to be written comes from
bus B
wire Branch;//used to activate branch control
wire Jump;//used to activate jump controll
wire SignExtend;//used to extend the sign of the immedieate value
wire UseShamt;//used to change the source registers in case of shift operations
wire UseImmed;// used to indicate a immedieate type of instruction.
wire [3:0]ALUOp_IF_ID;//defines the type of operation to the performed.
//Forwarding Unit
wire [1:0] AluOpCtrlA_ID;
wire [1:0] AluOpCtrlB_ID;
wire DataMemForwardCtrl_EX_IF_ID;
wire DataMemForwardCtrl_MEM_IF_ID;
//sign extended data
wire[31:0] sign_extender;
//register RF1 wires IF_ID STAGE
wire [31:0] Register_file_A_IF_ID, Register_file_B_IF_ID; //outputs of register file
```

```
wire [31:0] BusW_WB;
                             //outputs of register file
wire [4:0] RA_IF_ID, RB_IF_ID, RW_WB; //inputs of register file
wire RegWr_WB;
                       //Regwrite signal from wb stage to write data to register
file
wire Clk;
wire[4:0] write_register_select_IF_ID;
wire [31:0] write_register_data_IF_ID;
wire [5:0] Opcode_IF_ID;
wire [4:0] RS_IF_ID;
wire [4:0] RT_IF_ID;
wire [4:0] RD_IF_ID;
wire [5:0] FUNC_IF_ID;
reg [31:0] IM_IF_ID;
wire [25:0] Jump_IF_ID;
wire [15:0] Immedi_IF_ID;
reg [31:0] PC_Address;
// Stage 3 ID -> Execute
reg RegDst_ID_EX;
reg MemToReg_ID_EX;
reg RegWrite_ID_EX;
reg MemRead_ID_EX;
reg MemWrite_ID_EX;
reg [3:0]ALUOp_ID_EX;
reg [1:0] AluOpCtrlA_ID_EX;
reg [1:0] AluOpCtrlB_ID_EX;
reg DataMemForwardCtrl_EX_ID_EX;
```

```
reg DataMemForwardCtrl_MEM_ID_EX;
reg [20:0] IM_20_0_ID_EX;
reg [31:0] Sign_Extended_ID_EX;
reg [31:0] Registers_A_ID_EX;
reg [31:0] Registers_B_ID_EX;
wire [5:0] Funccode_ID_EX;
wire [4:0] RT_ID_EX;
wire [4:0] RD_ID_EX;
wire [4:0] Shamt_ID_EX;
wire [4:0] RW_ID_EX;
wire [31:0] Data_Memory_Input_ID_EX;
//ALU CONTROL
wire [31:0] ALU_OUT;
reg [31:0] ALU_IN1;
reg [31:0] ALU_IN2;
wire ALU_Zero;
wire [3:0] ALU_control;
// Stage 4_ DATA Memory
wire [31:0] Data_memory_out;
reg [31:0] Data_Memory_Input_EX_MEM;
reg [31:0] ALU_OUT_EX_MEM;
reg [4:0] RW_EX_MEM;
```

```
wire [31:0] Data_Memory_actual_in;
reg MemToReg_EX_MEM;
reg RegWrite_EX_MEM;
reg MemRead_EX_MEM;
reg MemWrite_EX_MEM;
reg DataMemForwardCtrl_MEM_EX_MEM;
// stage 5 - WB
reg MemToReg_MEM_WB;
reg RegWrite_MEM_WB;
reg [4:0] RW_MEM_WB;
reg [31:0] DataOut_MEM_WB;
reg [31:0] ALU_OUT_MEM_WB;
wire [31:0] Register_W_MEM_WB;
//Stage 1 - INSTRUCTION FETCH STAGE
assign nextPC = (addrSel==2'b00) ? currentPCPlus4 :(addrSel == 2'b01) ?
jumpTarget : PC_Address + (Sign_Extended_ID_EX[30:0] << 2);</pre>
assign jumpTarget ={PC_Address [31:28], Jump_IF_ID, 2'b0}; // Calculate jump
address PC_Address
assign #1 currentPCPlus4 = currentPC + 4;
// PC COntrol Logic
always @ (negedge CLK or negedge Reset_L)begin
if (~Reset_L)
```

```
currentPC <= startPC;</pre>
else if (PC_write)
currentPC <= nextPC;</pre>
end
InstructionMemory instrmem(.Data(Data), .Address(currentPC));
//CURRENT PC IS THE INPUT TO INSTRUCTION MEMORY
//Data is the 32 bit instuction fetched
////
//Stage 2 - REGISTER FILE
///////
//SET ADDRESS VALUES FROM INSTRUCTION MEMORY AND UPDATE PC
always @ (negedge CLK or negedge Reset_L) begin
if(~Reset_L) begin
IM IF ID <= 32'b0; //32 BIT ADDRESS FROM INSTRUCTION MEMORY
PC_Address <= 32'b0; // 32 BIT PC ADDRESS
end
else if(IF_write) begin // IF WE WANT TO GO TO DECODE STAGE FROM
IF
                    //MAP ADDRESS TO CURRENT INSTRUCTION
IM_IF_ID <= Data;</pre>
PC_Address <= currentPC + 4; // Increment PC ADDRESS
end
end
```

// IM_IF_ID HAS THE CURRENT INSTRUCTION ADDRESS

```
//ASSIGN VALUES ACCORDING TO INSTRUCTION SET FORMAT
assign Opcode_IF_ID = IM_IF_ID[31:26]; //6BIT OPCPDE
assign FUNC_IF_ID = IM_IF_ID [5:0]; //6 BIT FUNCT
assign RS_IF_ID = IM_IF_ID[25:21]; // 5BIT SOURCE REGISTER RS (RA OF
REGISTER FILE) from ID STAGE
             RT_IF_ID = IM_IF_ID[20:16]; // 5BIT SOURCE REGISTER RT
assign
(RB OF REGISTER FILE) FROM ID STAGE
assign Jump_IF_ID = IM_IF_ID[25:0]; //DIRECTLY TO ID/EX LATCH
                         IM_IF_ID[15:0]; //INPUT TO SIGN EXTENDER
assign Immedi_IF_ID =
PipelinedControl controller (.RegDst(RegDst),
.ALUSrc_shmt(UseShamt),.ALUSrc_immd(UseImmed), .MemToReg(MemToReg),
.RegWrite(RegWrite),
.MemRead(MemRead), .MemWrite(MemWrite), .Branch(Branch), .Jump(Jump),
.SignExtend(SignExtend),
.ALUOp(ALUOp_IF_ID), .Opcode(Opcode_IF_ID), .Func(FUNC_IF_ID));
//sign extension
assign sign_extender = SignExtend? {{16{IM_IF_ID[15]}},IM_IF_ID[15:0]}:
{{16{1'b0}},IM_IF_ID[15:0]};
//hazard unit
HazardUnit hazard (.IF_write(IF_write), .PC_write(PC_write), .bubble(bubble),
.addrSel(addrSel), .Jump(Jump), .Branch(Branch), .ALUZero(ALU_Zero),
.memReadEX(MemRead ID EX), .currRs(RS IF ID), .currRt(RT IF ID),
.prevRt(RT_ID_EX), .UseShamt(UseShamt), .UseImmed(UseImmed), .Clk(CLK),
.Rst(Reset_L));
//Register file
RegisterFile RF (.BusA(Register_file_A_IF_ID), .BusB(Register_file_B_IF_ID),
.BusW(Register_W_MEM_WB),
```

```
.RA(RS_IF_ID), .RB(RT_IF_ID), .RW( RW_MEM_WB ),
.RegWr(RegWrite MEM WB), .Clk(CLK));
//Forwarding Unit
ForwardingUnit ForwUt( .UseShamt(UseShamt), .UseImmed(UseImmed),
.ID_Rs(RS_IF_ID),.ID_Rt(RT_IF_ID),
.EX_Rw(RW_ID_EX),.MEM_Rw(RW_EX_MEM),
.EX_RegWrite(RegWrite_ID_EX), .MEM_RegWrite(RegWrite_EX_MEM),
.AluOpCtrlA(AluOpCtrlA_ID), .AluOpCtrlB(AluOpCtrlB_ID),
.DataMemForwardCtrl_EX(DataMemForwardCtrl_EX_IF_ID),
.DataMemForwardCtrl_MEM(DataMemForwardCtrl_MEM_IF_ID));
////////
// STAGE 3 Execute
///DEclaring control unit and REgister File outputs
always @ (negedge CLK or negedge Reset_L) begin
 if(~Reset_L) begin
   RegDst_ID_EX<=1'b0;
   MemToReg_ID_EX<=1'b0;
   RegWrite_ID_EX<=1'b0;
   MemRead_ID_EX<=1'b0;
   MemWrite_ID_EX<=1'b0;
   ALUOp_ID_EX<=4'b0;
   AluOpCtrlA_ID_EX<=2'b0;
   AluOpCtrlB_ID_EX<=2'b0;
   DataMemForwardCtrl_EX_ID_EX<=1'b0;
   DataMemForwardCtrl_MEM_ID_EX<=1'b0;
   IM_20_0_ID_EX<=21'b0;
```

```
Sign_Extended_ID_EX<=32'b0;
  Registers_A_ID_EX<=32'b0;
  Registers_B_ID_EX<=32'b0;
end
else if(bubble) begin
                            // Stall the execution
  RegDst_ID_EX<=1'b0;
  MemToReg_ID_EX<=1'b0;
  RegWrite_ID_EX<=1'b0;
  MemRead_ID_EX<=1'b0;
  MemWrite_ID_EX<=1'b0;
  ALUOp_ID_EX<=4'b0;
  AluOpCtrlA_ID_EX<=2'b0;
  AluOpCtrlB_ID_EX<=2'b0;
  DataMemForwardCtrl_EX_ID_EX<=1'b0;
  DataMemForwardCtrl_MEM_ID_EX<=1'b0;
  IM_20_0_ID_EX<=21'b0;
  Sign_Extended_ID_EX<=32'b0;
  Registers_A_ID_EX<=32'b0;
  Registers_B_ID_EX<=32'b0;
 end
else begin
  RegDst_ID_EX<=RegDst;</pre>
  MemToReg_ID_EX<=MemToReg;</pre>
  RegWrite_ID_EX<=RegWrite;</pre>
  MemRead_ID_EX<=MemRead;
  MemWrite_ID_EX<=MemWrite;
  ALUOp_ID_EX<=ALUOp_IF_ID;
  AluOpCtrlA_ID_EX<=AluOpCtrlA_ID;
  AluOpCtrlB_ID_EX<=AluOpCtrlB_ID;
  DataMemForwardCtrl_EX_ID_EX<=DataMemForwardCtrl_EX_IF_ID;
```

```
DataMemForwardCtrl_MEM_ID_EX<=DataMemForwardCtrl_MEM_IF_ID;
   IM_20_0_ID_EX<=IM_IF_ID[20:0];
   Sign_Extended_ID_EX<=sign_extender;</pre>
   Registers_A_ID_EX<=Register_file_A_IF_ID;
   Registers_B_ID_EX<=Register_file_B_IF_ID;
 end
end
//Stage 3
assign RT_ID_EX = IM_20_0_ID_EX[20:16]; //Destination register from execute
stage
assign RD_ID_EX = IM_20_0_ID_EX[15:11];
assign Shamt_ID_EX = IM_20_0_ID_EX[10:6];
assign Funccode_ID_EX = IM_20_0_ID_EX [5:0];
// input declaration to 2 muxes before ALU
// input 1
always @(*)begin
case (AluOpCtrlA_ID_EX)
2'b00: ALU_IN1 = {27'b0, Shamt_ID_EX};
2'b01: ALU_IN1 = Register_W_MEM_WB;
2'b10: ALU_IN1 = ALU_OUT_EX_MEM;
2'b11: ALU_IN1 = Registers_A_ID_EX;
endcase
end
//input 2
always @(*)begin
case (AluOpCtrlB_ID_EX)
2'b00: ALU_IN2 = Sign_Extended_ID_EX;
```

```
2'b01: ALU_IN2 = Register_W_MEM_WB;
2'b10: ALU_IN2 = ALU_OUT_EX_MEM;
2'b11: ALU_IN2 = Registers_B_ID_EX;
endcase
end
//ALU
ALU MainAlu (.BusW(ALU_OUT), .Zero(ALU_Zero), .BusA(ALU_IN1),
.BusB(ALU_IN2), .ALUCtrl(ALU_control));
//ALU Control Unit.
ALUControl ALUCntrl (.ALUCtrl(ALU_control), .ALUop(ALUOp_ID_EX),
.FuncCode(Funccode_ID_EX));
assign RW_ID_EX = RegDst_ID_EX ? RD_ID_EX : RT_ID_EX;
assign Data_Memory_Input_ID_EX = DataMemForwardCtrl_EX_ID_EX ?
Register_W_MEM_WB: Registers_B_ID_EX;
//STAGE 4 MEMORY TO WB
always @ (negedge CLK or negedge Reset_L) begin
if (~Reset_L)begin
Data_Memory_Input_EX_MEM <= 32'b0;
ALU_OUT_EX_MEM
                     <=32'b0;
RW_EX_MEM
                     <=5'b0;
MemToReg_EX_MEM
                     <=1'b0;
```

```
RegWrite_EX_MEM <=1'b0;
MemRead_EX_MEM <= 1'b0;
MemWrite_EX_MEM
                      <=1'b0;
DataMemForwardCtrl_MEM_EX_MEM<=1'b0;
end
else
begin
Data_Memory_Input_EX_MEM <= Data_Memory_Input_ID_EX;</pre>
ALU_OUT_EX_MEM
                      <=
                             ALU_OUT;
RW_EX_MEM
                             RW_ID_EX;
                      <=
MemToReg_EX_MEM
                      <=
                             MemToReg_ID_EX;
RegWrite_EX_MEM <=
                       RegWrite_ID_EX;
MemRead_EX_MEM <=
                       MemRead_ID_EX;
MemWrite_EX_MEM
                      <=
                             MemWrite_ID_EX;
DataMemForwardCtrl_MEM_EX_MEM <= DataMemForwardCtrl_MEM_ID_EX;
end
end
// Stage 4 - MEMORY
//MUX BEFORE DATA MEMORY
assign Data_Memory_actual_in = DataMemForwardCtrl_MEM_EX_MEM ?
Register_W_MEM_WB:Data_Memory_Input_EX_MEM;
// DATA MEMORY MODULE Instantiation:
DataMemory dmem (.ReadData(Data_memory_out),
.Address(ALU_OUT_EX_MEM), .WriteData(Data_Memory_actual_in),
.MemoryRead(MemRead_EX_MEM), .MemoryWrite(MemWrite_EX_MEM),
.Clock(CLK));
```

```
always @(negedge CLK or negedge Reset_L)begin
if (~Reset_L)begin
MemToReg_MEM_WB<=1'b0;
RegWrite_MEM_WB<=1'b0;
RW_MEM_WB<=5'b0;
DataOut_MEM_WB<=32'b0;
ALU_OUT_MEM_WB<=32'b0;
end
else begin
MemToReg_MEM_WB<=MemToReg_EX_MEM;</pre>
RegWrite_MEM_WB<=RegWrite_EX_MEM;</pre>
RW_MEM_WB<=RW_EX_MEM;
DataOut_MEM_WB<=Data_memory_out;
ALU_OUT_MEM_WB<=ALU_OUT_EX_MEM;
end
end
// stage 5 Write back
assign Register_W_MEM_WB = MemToReg_MEM_WB ? DataOut_MEM_WB :
ALU_OUT_MEM_WB;
// actual output
assign dMemOut = DataOut_MEM_WB;
```

TESTBENCH:

```
`timescale 1ns / 1ps
`define STRLEN 32
`define HalfClockPeriod 60
`define ClockPeriod `HalfClockPeriod * 2
module PipelinedProcTest_v;
       task passTest;
              input [31:0] actualOut, expectedOut;
              input [`STRLEN*8:0] testType;
              inout [7:0] passed;
              if(actualOut == expectedOut) begin $display ("%s passed", testType); passed
= passed + 1; end
              else $display ("%s failed: 0x%x should be 0x%x", testType, actualOut,
expectedOut);
       endtask
       task allPassed;
              input [7:0] passed;
              input [7:0] numTests;
              if(passed == numTests) $display ("All tests passed");
              else $display("Some tests failed: %d of %d passed", passed, numTests);
       endtask
       // Inputs
       reg CLK;
```

```
reg Reset_L;
     reg [31:0] startPC;
     reg [7:0] passed;
     // Outputs
     wire [31:0] dMemOut;
     //book keeping
     reg [31:0] cc_counter;
     always@(negedge CLK)
            if(~Reset_L)
                   cc_counter <= 0;
            else
                   cc_counter <= cc_counter+1;</pre>
     initial begin
            CLK = 1'b0;
     end
     /*generate clock signal*/
always begin
 #`HalfClockPeriod CLK = ~CLK;
 #`HalfClockPeriod CLK = ~CLK;
     // Instantiate the Unit Under Test (UUT)
     PipelinedProc uut (
            .CLK(CLK),
```

end

```
.Reset_L(Reset_L),
       .startPC(startPC),
       .dMemOut(dMemOut)
);
initial begin
       // Initialize Inputs
       Reset_L = 1;
       startPC = 0;
       passed = 0;
       // Wait for global reset
       #(1 * `ClockPeriod);
       // Program 1
       #1;
       Reset_L = 0; startPC = 32'h0;
       #(1 * `ClockPeriod);
       Reset_L = 1;
       #(46 * `ClockPeriod);
       passTest(dMemOut, 120, "Results of Program 1", passed);
       // Program 2
       #(1 * `ClockPeriod);
       Reset_L = 0; startPC = 32'h60;
       #(1 * `ClockPeriod);
       Reset_L = 1;
       #(34 * `ClockPeriod);
       passTest(dMemOut, 2, "Results of Program 2", passed);
```

```
// Program 3
#(1 * `ClockPeriod);
Reset_L = 0; startPC = 32'hA0;
#(1 * `ClockPeriod);
Reset_L = 1;
#(29 * `ClockPeriod);
passTest(dMemOut, 32'hfeedbeef, "Result 1 of Program 3", passed);
#(1 * `ClockPeriod);
passTest(dMemOut, 32'hfeedb48f, "Result 2 of Program 3", passed);
#(1 * `ClockPeriod);
passTest(dMemOut, 32'hfeeeb48f, "Result 3 of Program 3", passed);
#(1 * `ClockPeriod);
passTest(dMemOut, 32'h0000b4a0, "Result 4 of Program 3", passed);
#(1 * `ClockPeriod);
passTest(dMemOut, 32'hddb7dde0, "Result 5 of Program 3", passed);
#(1 * `ClockPeriod);
passTest(dMemOut, 32'h07f76df7, "Result 6 of Program 3", passed);
#(1 * `ClockPeriod);
passTest(dMemOut, 32'hfff76df7, "Result 7 of Program 3", passed);
#(1 * `ClockPeriod);
passTest(dMemOut, 1, "Result 8 of Program 3", passed);
#(1 * `ClockPeriod);
passTest(dMemOut, 0, "Result 9 of Program 3", passed);
#(1 * `ClockPeriod);
passTest(dMemOut, 0, "Result 10 of Program 3", passed);
#(1 * `ClockPeriod);
passTest(dMemOut, 1, "Result 11 of Program 3", passed);
#(1 * `ClockPeriod);
passTest(dMemOut, 32'hfeed4b4f, "Result 12 of Program 3", passed);
```

```
// Done
allPassed(passed, 14);
$finish;
end
```

endmodule