1.	True or False questions. Write T or F in front of the headings. (1X8=8pts)
-	(1) Given the same block size and total cache size, the hit time of the direct-mapped cache smaller than the hit time of the fully associative cache.
((2) Combinational logic always produces the same output if the input does not change.
((3) Solution to the control hazard is to apply forwarding.
((4) In 32-bit FP representation, the number 0 is represented by setting both the exponent and the fraction part to all 0s.
((5) If total cache size remains the same, changing the block size does not affect the miss rate.
5	(6) In the fully-associative cache, data from any address can be placed into any cache line.
((7) In MIPS architecture, you can pass at most 4 arguments using argument registers during a procedure call.
	(8) Instruction streams which are usually highly sequential are more likely to benefit from temporal locality than from spatial locality.

	excute writeback
(3	Between two cache write policy, which one may generate data consistency issue in multi- processor and shared cache environment?
	arite-through
(3) In the pipelined architecture it is expected that the performance will improve by n times if there are n stages) Give one reason why pipelined datapath design may not reach this theoretical performance limit.
	각 단계가 모두 같은 시간에 동시에 끝나지 않는다. 파이트라인 아귀레처에서는 모든 단비가 같은 클러에 실행되야 하면 제인시간 2레 설치는 단계에 막혹에 역성은 시간을 맞는다. 마라서 명단 단계가 시간내에 다 했지만 쉬게 되는 경우가 생건수 있으므로 4) Convert number 0.000012310 into a scientific normalized form in decimal. (No partial score) 최상의 성능에
	1.23 X 10 ⁻⁵
(5) What does 'edge-triggered clocking' mean?
	State Combination > State St
	clockage
(6) For beq instruction why do you need to use 'sign-extend' component in designing the datapath?
明豆 인制 branch	heg Instruction of stal 1641EZ shiftleft 22t that potant closted not 2011-1641EZ branchatul Ett. stal 1641EZ Potant
7	7) While handling beg instruction, the control unit generate 'branch' signal and do 'AND' with the
be 3	zero output from the main ALU. Why is 'branch' signal needed? ALUMAN 나는 zero output of 1이는 3 하여 무조건 branch 가 되면 안된다. 영화 같은 branch 명권하이긴 rsstrt의 차이나 이 인 다시한 branch가 일이나하는 명권하나 beg이지 아닌지 보다하기 위상 branch 지영 hal 이 된 회장+다. (8) What is the name of the digital logic component that selects from n inputs only one signal as
	an output? 멀리플렉서

2. Short one sentence questions asking mostly the definition of terminologies. (2X8=16pts)

(1) List 5 stages of instruction execution in correct order. (No partial score)
instruction stately MEM
instruction decade writeback

5. Explain the write-back and write-through policy in words. No drawing/rigure/diagram allowed.
(4pts) Write-back & cache of Aid that and oxysters chacheout &2.
Write-back = cache of the outerst the colorent I th
DILEION EN 180 ACT TO THE TOTAL TO THE
निर्मित के जी उसी पायराना रेश कर पर पा
Carito-through a THXION (X' WS40Kt)
Cachest Marie Golder Salvice What 4032
4. Pipeline Hazards. (3+3+3=9pts) Cachest DHI Dela Gloletz Sithibite by whold.
4. Pipeline Hazards. (3+3+3=9pts)
(a) List three hazard types,
1. Structural howard
a. data hazard
3. Contro hazard
(b) For each hazard, explain why it happens
1. 하드웨어가 지원라지 아동아서 생긴다. 매운 등이 구조적으로 대밀라가 하나밖에 목쓰는다!
भट्ट पर एमाणीय ४८ नर के ता 482/ tt.
2. [18 CHAI RE THE HERON EN Write state registeral The 15/15 North
य सार्यास अंगर्भ अराप.
3. begoild warchit of North ALUCTAION THE I the hranch it a of ital 23th
the state of the s
(c) List solutions to three hazards, at least one solution each. Simply stalling is not considered a
solution. /, 라드웨어를 감사한다
2. THOIT hazard I Sole 4 state WB Chall Holder all stepsing of the
HOITIA SI
王워딩을 动性.
3. रोड्शालंड केनेज्ञाना व्यक्ति केटो.
5. Amdahl's Law. (4+4=8pts)
(a) Let Told be the original execution time and Tnew be the improved execution time of a program after applying the enhancement. There are two parts you can improve. Part A can be improved k
times and the proportion of Part A in the program is α , $(0 \le \alpha \le 1)$. Part B can be improved m times and
the proportion of Part B is β , (0 \leq $\beta\leq$ 1). Write an equation for the overall speed up S in terms of α , β , k
and m.
1 - 2
0
1 V A

(b) Your program uses integer arithmetic as well as floating point arithmetic. Integer instruction are 20% and FP instructions are 30%. You have found a way to improve the integer arithmetic instructions 1.2 times faster. If you want to make the overall performance speed-up of 1.2, how much speed-up do you need from the FP instructions?

ch. 1.8

$$\frac{3}{10}x2 + \frac{114}{100} = 12 \Rightarrow \frac{3}{10}x21 = \frac{46}{100}$$

6. Set associative cache. (3+3=6pts)
Let's assume we have a cache with this property.

Property Value

4-way

32 Kbytes

32 bytes

Associativity


Cache size

Block size


3


K=1024	AT	12	S		
	awaj		2*	2	23

(a) For a given 32-bit address, what are the bit positions for tag, index and byte-offset?



(b) If you increase the cache size by 50% and reduce the associativity to 3-way, what are the bit positions for tag, index and byte-offset within a 32-bit address?





0.5K. 0.5K 0.5K 0

7. Following information is given about a CPU cache. (3+4=7pts)

Instruction cache miss rate: 0.2%

Data cache miss rate: 0.5%

· Miss penalty: 200 cycles

. Load and store: 20% of all instructions

. CPU has L1 instruction cache and L1 data cache. There are no L2 or L3 cache.

Ideal case CPI = 2

(a) How much faster is the CPU with a perfect cache (0% miss rate) than this one above?

I X 200 = 0.4 I I X 200 × 100 × 200 = 0.2 I

CPU cycles + Memory Stall cycles = I+0.4I+0.7I= 1.6I

(b) You have found a way to reduce the miss rate of either the instruction cache or data cache to half of current miss rate, but not both. Between instruction and data cache, which one would you choose to reduce the miss rate of? Why?

Instruction cashpuniss rate = = = = = = =

Instruction cache miss rate it 24th of 51 the 0.1% 012

IX 1000 200 = 02] 013 CPU cycles + Memory Stall cycles = 1.4[3]

1.6[= 8] 72 724th 8 HH 45013th.

Uthdorf Pata cache miss rate of 7/4 uto 1 Elette 0.25 1/0012 I x 700 x 25 x200 = 0. II 0 102 CPU aydes + Memory stall cycles = 1.51

9. Operation of Cache. (7+3=10pts)


We have L1 and L2 cache system with these specifications

	and system with these specification		
	L1	L2	
Associativity	1-way	2-way	
Cache size	16 bytes	32 bytes	
Block size	4 bytes	8 bytes	
Write policy	write-back	write-through	
		where this odding	

Eviction policy is to choose the oldest one among candidates.

All memory location is initialized to 0.

(a) Fill in the contents (in decimal) of both L1 and L2 cache after executing these 8 instructions. First column is Read/Write, second column the byte address and the last column the data value. Tag field is omitted for simplicity. But, you should remember which address maps to which entry in the cache to be able to answer the question.



(6) L1 access latency is 4 cycles. L2 access latency is 10 cycles. Memory access latency is 140 cycles. What is the average access latency (in cycles) per instruction after executing first 5 instructions from above?

