Name: 7 5 5

Student ID: 2019112920

교수님 한 학기공한 유의한 강의 해주서서 감사하니다!

COMP41107, Fall 2020 Final Exam 8 December 2020 Time Limit: 80 minutes

Professor: Seokin Hong

Notes

- 1. This exam contains 7 pages and 8 questions. Check to see if any pages are missing.
- 2. Put your name and student ID on the top of each page.
- 3. Write clearly.
- 4. Mysterious or unsupported answer will not receive full points for questions that require some calculations. A correct answer, but unsupported by calculations and explanation will receive no point; an incorrect answer supported by substantially correct calculations and explanation will receive partial points.
- 5. You can answer each question in Korean or English.

Question	Points	Score
1	15	12
2	10	8
3	17	4.5
4	10	10
5	13	13
6	13	女#
7	12	6.5
8	10	0
Total	100	60

Q1-[15 points] Answer each question.

ja points] Define the term "temporal locality". 한번 액시스탄 에 외에 각주 액시스탄 가행이 높아.

3 (3 points] Describe four ways to reduce the miss rate of a cache?

2. associativity 毛岩 3. 君 캐시 size

14, SW 적인 회적기出

3. [3 points] 32KB fully associative cache is usually slower than 32KB direct mapped cache. Why? fully associative cache는 hit/miss 판稅한 대 계시기 오는 index는 당석해야 하기 때문에 Starch space of 五叶 direct mapped anohe index direct 보면 된다.

3 (3 points) How does the NMRU replacement policy select a victim block? 가장 최근에 정근한 block을 거거한 고든 block 이 Victim block이 된수 있다.

[3 points] What are the advantage and disadvantage of using write-through policy?

a dvantage 一世八至五十 出出三叶(block 对洲是 load하开 200至 引了叫)? - अध्य अलाह्य भेट्रीय देश पर, AMATO पर कार्य प्रम ने

disadvantge

- memory accessed locality of Zigt, hit of Sty AMATO AZT



Q2. [10 points] Consider the following instruction mix of a program.

				The state of the s
add	ld	sd	beq	jal
30%	20%	20%	20%	10%

[2 points] What fraction of all instructions use data memory (in percentage)?

2.) [2 points] What fraction of all instructions use instruction memory (in percentage)? 过度体


[2 points] What fraction of all instructions require the sign-extension (in percentage)? bed, ja

3 0% [2] points] What fraction of all instructions use the ALU (in percentage)? カルイ

[2 points] What fraction of all instructions write back a value into the register file (in percentage)?

50%

Q3. [17 points] Answer each question about the following single-cycle datapath of the RISC-V processor



Consider the following sequence of instructions.

Inst#1	LOOP: ld x1, 8(x2)	
Inst#2	add x4, x1, x2	
Inst#3	sd x4, 24(x2)	
Inst#4	beq x2, x3, LOOP	-



[7 points] What are the values of control signals generated by the (main) control unit in above datapath for these four instructions. Fill the blanks in the following table. (0 or 1, X for don't care)

16.15.5	ALUSrc	MemtoReg	RegWrite	MemRead
Inst #1	(1) /	(2)	(3) 0	(4)
Inst #2	0	(5) 🔀	(6)	(7) X
Inst #3	(8) &	(9)	(10) 🗙	(11)
Inst #4	(12)	X	(13) X	(14) (X

2. [3 points] Following table shows how the ALU control signal is generated by the ALU control unit. Fill the blank in this table

Opcode	ALUOp	ALU Function	ALU Control Signal
ld	00	(1) add	(4) 0010
sd	00	(2) add	(5) 0010
beq	01	(3) Subtract	(6) 0116
		add	0010
R-type	10	subtract	0110

 [7 points] The above datapath cannot execute the jal instruction. Explain clearly what modifications are needed to support the jal instruction. Write the list of modifications. You can draw the required modification in the figure above.

Q4. [10 points] Consider the following latencies for each operation of the datapath above (Q3).

Instruction class	Instruction fetch	Register read	ALU operation	Data access	Register write	Total time
Load doubleword (ld)	200 ps	100 ps	200 ps	200 ps	100 ps	800 ps
Store doubleword (sd)	200 ps	100 ps	200 ps	200 ps		700 ps
R-format (add, sub, and, or)	200 ps	100 ps	200 ps		100 ps	600 ps
Branch (beq)	200 ps	100 ps	200 ps			500 ps

Assume that a program has the following instruction mix.

add	ld	sd	beq	jal
30% → 70%	20%	20%	20%	10%

1. [2 points] What would the clock cycle time be?

X O,

2. [8 points] If we modify <u>Id and sd instructions</u> so that they <u>do not use the ALU</u> to calculate the memory address, we can reduce the clock cycle time. However, it would also <u>increase the number of instructions</u> because <u>an add instruction</u> would be used <u>to calculate the memory address before calling the Id and sd instructions.</u>

7 (1) [3 points] What would the clock cycle time be with this modification?

(2) [5 points] With this modification, would the program having above instruction mix run faster or slower? By how much? Assume every Id/sd instruction is replaced with a sequence of two instructions (add and Id/sd).

before:
$$800 \times N = 800 N$$
ofter: $600 \times 1.4N = 840N$

Q5. [13 points] Assume that individual stages of the 5-stage pipelined datapath have the following latencies.

IF	ID	EX	MEM	WB
250ps	300ps	200ps	300ps	200ps

1. [3 points] What is the clock cycle time of the pipelined and non-pipelined datapath? (Assume that non-pipelined datapath is the single-cycle design and there are no pipeline hazards)

non-pipelined: 1250 ps

2. [4 points] What is the total execution time for the 10000 instructions on the pipelined and non-pipelined datapath? And how much is the pipelined datapath faster than the non-pipelined datapath?

(Assume that non-pipelined datapath is the single-cycle design and there are no pipeline hazards) $\frac{1250 \, ps}{2000 \, ps} \times 10000 = \frac{3000 \, ns}{2000 \, ps} \, 12500 \, ns$

pipelined: 300 ps x 10004 = 3000.2 ns

pipelined datapathor \$ 4,284 H HHZ

3. [6 points] Assume that the pipelined datapath uses a static branch prediction technique with an accuracy of 70%, and the branch misprediction penalty is one instruction. And also assume the fraction of branch instructions is 20% of the total instructions and there are no data and structure hazards. What is the total execution time for the 10000 instructions on this pipelined datapath?

3181, 2 ns

instructions

(N)

hit 10%

miss 20% — penalty (one instruction)

3181200

12508 = 25


0.8 N + 0.2 N × 0.7 + 0.2 N × 0.3 × 2

= (0,8+0,14+0,1x2)N = (2,14N) = 11400

300 ps x 10604 = 3181, 2 ns

Q6. [13 points] Consider the following assembly code, and assume that it is executed on a five-stage pipelined datapath

add x15, x12, x11 0.5 ld x13, 4(x15) ld x12, 0(x2)



[3 points] Insert minimum number of NOP instructions to ensure correct execution (NOP is an instruction that does nothing).

dditional registers.

A points] Change and/or rearrange the code to reduce the number of NOP instructions needed. You can use the add x15, x12, x1

ld x13, 4(x15) Wor ×13,×17,×13 ld ×12, 0(×2) 1 Stall 2到3 至日? sd x13, 0(x15)

[6 points] Extend the above pipelined datapath to support the data forwarding and the hazard detection. Write the list of modifications. You can draw the required modification in the figure above.

ID/EX \$ 52 EX/MENT FIBURE MALE CTO RS 150 IF/ID of Write register on Myste but the on, forwarding buty

forwarding 对现, data memory of 进程 禁气 好是 ALU의 input으로 당계으는 방식


Q7. [12 points] Suppose a 32-bit memory address generated by CPU is

ints] suppose a 32-bit memory ad	dress generated by CPU is split into thr	ta ol
[31-9]	[8-5]	[4-0]
		Offset
Tag	Index	

[3 points] What is the block size in byte?

[3 points] If a cache is the 8-way set associative cache, what is the cache size in byte (total amount of data stored

[6 points] Suppose that a cache is the 16-way set associative cache, and uses the write-back policy and the counter-based LRU replacement policy. What is the total number of bits (including data, tag, and other bits used for eache management) in the cache?



Q8. [10 points] Consider a memory hierarchy consisted of L1 data cache, L1 instruction cache, and main memory. Assume that main memory access time is 70 ns and that the clock cycle time is determined by the hit time of L1 cache. The following table shows data for L1 caches attached to each of two processors P1 and P2.

	1000000
36	36
67	52
108	12
218	180
2,268	1.84,2

ta cache	cache size	miss rate (misses/accesses)	hit time
P1	2 KiB	8.0%	0.7 ns
P2	4 KiB	6.0%	1 ns

5,6 0,7

truction	cache size	miss rate (misses/accesses)	hit time
	2 KiB	3.0%	0.7 ns
'1	Z NID		4
7	4 KiB	1.0%	1 ns

[5 points] Assume a base CPI of 1.0 and that 36% of total instructions are load and store instructions. What is the total CPI for P1 and P2? Which processor is faster and how much? (Base CPI of 1.0 means that an instruction is executed per a clock cycle if there are no pipeline stalls)

P2 7/ 5068 WH HOPE

[5 points] If 75% of total memory accesses is for instructions and 25% of total memory accesses is for data, what are the Average Memory Access Time (AMAT) for the processors P1 and P2 (in cycles)?

Name: 1/5 3

Student ID: 2019 112920

COMP41107, Fall 2020 Midterm Exam 20 October 2020 Time Limit: 120 minutes

Professor: Seokin Hong

Notes

- 1. This exam contains 12 pages and 8 questions. Check to see if any pages are missing.
- 2. Put your name and student ID on the top of each page.
- 3. Write clearly. If I can't read it I can't grade it.
- 4. Mysterious or unsupported answer will not receive full points for questions that require some calculations. A correct answer, unsupported by calculations, explanation will receive no point; an incorrect answer supported by substantially correct calculations and explanation will receive partial points.
- 5. You can answer each question in Korean or English.
- 6. Appendix provides information about some commonly used RISC-V instructions and registers for your reference.

Question	Points	Score
1	10	9
2	13	89
3	12	7
4	18	女10
5	16	本川
6	9	9
7	12	\$10
8	10	#3
Total	100	68

- Q1. [10 points, 1 point each] True or False Questions (fill in T or F).
 - 1. (F) Moore's law is often used in parallel computing to predict the theoretical maximum speedup achieved with multiple processors (cores).
 - 2. (____) Technology scaling results in reduction of the size of transistors.
- 3. () In RISC-V, conditional branch instructions use the register addressing to calculate the destination address.
- 4. (F) CPU Execution time includes time spent waiting for I/O.
- 5. (F) In RISC-V, arithmetic instruction can use memory operands.
- 6. (T) Accessing registers uses less energy than accessing memory.
- 8. (F) In RISC-V, register x1 always contain value 1. It cannot be overwritten.
- 9. (F) In RISC-V, load and store instructions use the same instruction format.
- 10. (T) In IEEE 754 floating-point format, the infinity is represented by a non-zero fraction and the largest biased exponent (255 for single-precision and 2047 for double-precision).

V Proposition of the		गुरम्
Vame		0
MILLE	· Control of the last of the l	D _

Student ID: 2019/11/920

Q2. [13 points] Answer each question.


1. [1 points] _______ helps us deal with complexity in computer hardware and software by hiding low-level details and offering a simpler model at higher levels.




[2 points] List five components in the Von Neumann Architecture.

Input Control Unit Processor ALU

3. [2 points] The following figure shows the clock rate (frequency) and power consumption of Intel X86 processors over eight generations. Why doesn't the clock rate increase after the Pentium 4 Prescott processor?





4. [1 points] _____ is the interface between hardware and software. _____ specifies the set of basic operations, data types, storages, and memory addressing mode, etc. Fill in the blanks.

- CPU KMT801

6. [3 points] Assume that the size of a register is 8 bits, and registers x5 and x6 hold the values 10011100₂ and 10000000₂, respectively. (a) What is the value of x3 for the following assembly code? (b) Is the result in x3 the desired result, or has there been an overflow?

add x3, x5, x6

7. [2 points] What is the decimal number of each of the following 4-bit two's complement signed numbers (4th bit is MSB).

1)
$$A = 0111_2$$
 7

2)
$$B = 1110_2 - 2$$

-0010

Q3. [12 points] Consider two processors P1 and P2 that support the same ISA.

- There are four classes of instructions in the ISA.

- P1 has a clock rate of 3 GHz and P2 has a clock rate of 4 GHz.

- The counts of each instruction class for a program, and the CPI for each instruction class in the two processors are as below:

Class	CPI on P1	CPI on P2	Instruction Counts
Arithmetic	1	2	500
Branch	1	3	200
Load/Store	2	4	200
Floating-point	4	6	100

1000

1. [1 point] What is the clock period (Clock cycle time) of each processor?

P1:
$$500 + 200 + 400 + 400 = 1500$$
 (clock cycle)
P1: $\frac{1500}{3G} = 500 \text{ ns}$
P2: $\frac{1500}{4G} = 150 \text{ ns}$

17

[2 points] What is the total clock cycles for the program on each processor?

2 3. [2 points] What is the global CPI for the program on each processor?

$$p21 \frac{1865}{1000} = 1.5$$

$$p21 \frac{3000}{1000} = 3.0$$

4. [3 points] Which processor is faster, and by how much?

5. [4 points] Assume that the given program can be parallelized to run over multiple processors. When parallelizing the program, the number of arithmetic and load/store instructions per processor is divided by p (where p is the number of processors) but the number of branch and floating-point instructions per processor remains the same. What is the maximum speedup that can be achieved with multiple P1 processors compared to using a single P1 processor?

multiple P1:
$$\frac{500}{p}$$
 + 200 + $\frac{400}{p}$ + 400 = 600 + $\frac{900}{p}$ (cleck cycle)

 $p \rightarrow \infty$, multiple P1 = 600

Single P1 = 1500

multiple P1 2 single P1 al War speedup 7/3.

Q4. [18 points] Answer each question about RISC-V ISA.

[2 points] Write a single C statement that corresponds to the three RISC-V assembly instructions below. Use variable i, j, k, n, and m for registers x2, x3, x4, x5, and x6, respectively.

add x4, x2, x3
$$k=i+j$$

addi x5, x2, 24 $n=i+2+j$
sub x6, x4, x5 $m=k-n$ $m=(i+j)-(i+2+j)$

[4 points] Write RISC-V assembly code that does the following computations.

$$B[12] = A[i-j]$$

Assume that A and B are arrays of 8-byte values and the variable i and j are assigned to registers x5 and x6, respectively. Base address of the array A is in register x7 and the base address of the array B is in register x8.

8. [3 points] Suppose a 64-bit data (0xFFAB12343412CDAB) is stored at address 0x0 of the memory as follows. When loading the data to register x2, what data will be stored in x2 for each of the following load instructions? Suppose that x1 and x2 are 64-bit registers.


- a. lb x2 1(x1)
- b. Ibu x2 1(x1)

Memory

Address	Data
0x00000000	AB
0x00000001	CD
0x00000002	12
0x00000003	34
0x00000004	34
0x00000005	12
0x00000006	AB
0x00000007	FF

12,000100102

4. [3 points] Show how does the assembler convert the following branch instruction into a pair of instructions if its target address (L1) is too far to be accommodated in the 12-bit immediate field.



bne x2, x3, L2 addi x5, x0, L1 jolr x0, 0(x5)

LI;

5. [3 points] Provide a RISC-V assembly language instruction for the following binary value: 0000 0000 0001 0000 1000 0000 1011 0011

6. [3 points] What is the value of x7 for the following assembly code? Assume the following register contents:

x5 = 0xF0000000FFFFFFFFF, x6=0x1234567812345678

srai x7, x5, 4 or x7, x7, x6

F₁₁= ||||₂

x₁= ||2 3 4 5 6 18 | 23 4 5 6 18

x₁= || ||₂

x₁= || || ||₂

x₁= || || ||₂

x₁= || || ||₂

x₁= || || ||₂ || |

Q5. [16 points] Consider the following RISC-V loop:

Low	Address (decimal)	Instructions	×6	x5
address	24 28 32	LOOP: beq x6, x0, DONE addi x6, x6, -1 addi x5, x5, 2	5 4 3	2 4
High waddress	36 40	jal x0, LOOP DONE:	1 2	8 D

- 1. [2 points] What is the address of "jal x0, LOOP" instruction?
- 2. [3 points] Assume that the register x6 is initialized to the value 6 and register x5 is initialized to the value zero. What is the final value in register x5?
- 0 3. [3 points] Rewrite the above assembly code to replace the instruction "beq x6, x0, DONE" with the instruction "blt x6, x0, DONE".

[3 points] Rewrite the above assembly code to use jalr instruction instead of jal instruction in the above assembly code. Loop ; beq x6x0, DoNe

DONE!

5. [5 points] Translate "beq x6, x0, DONE" assembly instruction into a 32-bit machine instruction (binary value).

0000000110000001 00001 f); 000 12 10 0000 00110 000 0 1 0 0 0 11 000 11 f); 000

DONE = 10100X

SB

Q6. [9 points] Answer each question about the floating-point numbers.

8 23

1. [3 points] Write the IEEE 754 binary representation of a decimal number -0.625 in single-precision.

1.5 \$

[3 points] Calculate the following binary floating-point addition. Show every step of the floating-point addition. Assume we can store only 4 digits of significant.

1.011₂ × 2⁻¹ + 1.00₂ × 2⁻² = ?

$$\Rightarrow |.01|_2 \times 2^+ + 0, |\infty_2 \times 2^+|$$
 $\Rightarrow |.01|_2 \times 2^+ + 0, |\infty_2 \times 2^+|$ $\Rightarrow |.01|_2 \times 2^+|$

3. [3 points] Calculate the following binary floating-point multiplication. Show every step of the floating-point multiplication. Assume we can store only 4 digits of significant.

$$1.001_{2} \times 2^{-1} \times -1.11_{2} \times 2^{-2} = ?$$

$$1/4 = 1.1111$$

$$1/4 = 1.11111$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$

$$1/601$$


Q7. [12 points] Answer each question about multiplication.

1. [2 points] Calculate the following binary multiplication.

$$1001_2 \times 1010_2 = ?$$

2. [5 points] Draw the block diagram of the optimized version of 4-bit multiplier that uses a





(owne (PNh)

[5 points] We will perform the above binary multiplication (1001₂ x 1010₂) with the
multiplier drawn in Q7-2. Fill in the following table that shows the value of each register
of the multiplier for each iteration.

. In this table, value in each register is in binary

Iteration	Multiplicand	Product	
0	1001	0000 1010	
1	1001	0000 0101	
2	1001	0100 1010	
3	1001	00 10 0 101	
4	1001	0101 1010	
5	1001	0 101 1010 (Jone)	
6	.100		

Q8. [10 points] Translate the following C code to RISC-V assembly code.

(sp==x1)

- You can use any RISC-V registers

```
main(){
    int y;
    y=func(10);
}

int func(int a){
    int i;
    int b;
    for(i=0; i<a; i++){
        b+= i;
    }
    return b;
}
```

add;
$$\times 1, \times 1, -16$$
?

add; $\times 5, \times 0, \text{FUNC}$

so $\times 5, 0(\times 1)$

add; $\times 6, \times 0, 10 \longrightarrow 2$

So $\times 5, \theta(\times 1)$

Jal $\times 1, \text{FUNC} \longrightarrow 1$

FUNC: