1. True or	False questions. Write T or F in front of the headings. (1X8=8pts)
<u>F</u> (1) Given the same block size and total cache size, the hit time of the direct-mapped cache smaller than the hit time of the fully associative cache.
I 2) Combinational logic always produces the same output if the input does not change.
E 13	Solution to the control hazard is to apply forwarding.
(I)	In 32-bit FP representation, the number 0 is represented by setting both the exponent and the fraction part to all 0s.
E	6) If total cache size remains the same, changing the block size does not affect the miss rate.
	5) In the fully-associative cache, data from any address can be placed into any cache line.
I	7) In MIPS architecture, you can pass at most 4 arguments using argument registers during a procedure call.
(8) Instruction streams which are usually highly sequential are more likely to benefit from temporal locality than from spatial locality.

(1) List 5 stages of instruction ex	ecution in correct order. (N	o partial score)	12
instruction decade	Writeback		
CACUTE			
(2) Between two cache write processor and shared cache		nerate data consistency issu	ue in multi-
a	rite-through		
	r		
(3) In the pipelined architecture are n stages) Give one reas performance limit.	(it is expected that the perfo son why pipelined datapath	ormance will improve by n tin design may not reach this	mes if there theoretical
	두 같은 시간에 동시		
THO TOPS THOU	[레워데/서는 모든 다 1는 단계에 만속어 (मार्ग रेट होये जा द	शिक्ष चार्थ श्री ग्रह
वासीत पिटी प्रथ	DE STATE OF AND	ए भी अंध अंधिर	MYLONES
(4) Convert number 0.00001231	o into a scientific normalized	form in decimal. (No partial	score) 3/80 8/801
	23 X (1) 5		互利される
	3 110		
(5) What does 'edge-triggered c	locking' mean?		
(state) > (a	State	र्ट रेथा प्राथित	1
ek-ot1	gic element	र्वार भन्नातम्	i pirt.
clackage			
(6) For beg instruction why do y			
明显 eld / heg Instructions	21 3191 1641EE Shi	Stlest 2 2 2 2 2 PC+	-4가 더해진
branchit glotel 12 722 722 74.03	branchstyl Ett.	3141 1641501 P	ct42+ =1340+
सिंहती Pota 2 269 3			1 12 -1
(7) While handling beq instructi zero output from the main A			D' with the
heggt the branch 13 23	putol 1012 3HH	927 branch 7+	डाष्ट्रं थ्राम
heggt the branch 1323	dold restricted à	भगम ० व समम १	wanch 7+ glolitok
(8) What is the name of the di			
an output?	gital logic component that s	elects from a inputs only on	e signai as
TH=1.	플레서		
च्या-	Schvi		

2. Short one sentence questions asking mostly the definition of terminologies. (2X8=16pts)

	(4pts) Write-back & cache of ABELTHO Charles Chacheoff & Z.
	Write-Dack - व्यापन कर कर करिया पापना कर विशिष्ट्र में स्था ह
	Write-through & THXIOTI
	4. Pipeline Hazards. (3+3+3=9pts)
	(a) List three hazard types
	1. Structural horard
	a. data hazard
	3. Contro hazard
	(b) For each hazard, explain why it happens.
	1. 카드웨어가 지원라지 아름아서 생긴다. 해는 등이 구조적원 대일하나 하나밖에 具处는다!
3	2. 다음 단계 혹은 다다음 변경하나 환제 write 하라는 registerall 값을 소기도 전에 그 에지스터로 일어와서 생긴다. 3. begond march한 때 생긴다. ALU 단계에 가서 그 때 branch 한지 안 한지, 절정한
	(c) List solutions to three hazards, at least one solution each. Simply stalling is not considered a
	solution
	1. 0+= 4162 3712TT
	2, Ellolet hazard it golf offere MB Ct 21 47/2/01 012 \$ 26314 04 CT.
6	포위디션을 하는다.
	3. रोम्माली कार्निमार वार्डि रोटी.
	3. 31-24/19/2 27/3/7/4 01/9/2 05/1
	5. Amdahl's Law. (4+4=8pts)
	(a) Let Told be the original execution time and Tnew be the improved execution time of a program
	after applying the enhancement. There are two parts you can improve. Part A can be improved k times and the proportion of Part A in the program is α , (0 \leq α \leq 1). Part B can be improved m times and
	the proportion of Part B is β , (0 \leq β \leq 1). Write an equation for the overall speed up S in terms of α , β , k
	and m.
	1 B
	a w

3. Explain the write-back and write-through policy in words. No drawing/figure/diagram allowed.

(b) Your program uses integer arithmetic as well as floating point arithmetic. Integer instruction are 20% and FP instructions are 30%. You have found a way to improve the integer arithmetic instructions 1.2 times faster. If you want to make the overall performance speed-up of 1.2, how much speed-up do you need from the FP instructions?

ch. 1.8

$$\frac{3 \times 2 + \frac{114}{100}}{100} = 12 \Rightarrow \frac{3}{10} \times 21 = \frac{46}{100}$$

6. Set associative cache. (3+3=6pts)
Let's assume we have a cache with this property.

Property Value

4-way

32 Kbytes

32 bytes

Associativity


Cache size

Block size


3


V=1024	4 12	12	S	Sword		
	awaj		2 *	2	23	


(a) For a given 32-bit address, what are the bit positions for tag, index and byte-offset?



(b) If you increase the cache size by 50% and reduce the associativity to 3-way, what are the bit positions for tag, index and byte-offset within a 32-bit address?







7. Following information is given about a CPU cache. (3+4=7pts)

Instruction cache miss rate: 0.2%

Data cache miss rate: 0.5%

Miss penalty: 200 cycles

. Load and store: 20% of all instructions

CPU has L1 instruction cache and L1 data cache. There are no L2 or L3 cache.

Ideal case CPI = 2

(a) How much faster is the CPU with a perfect cache (0% miss rate) than this one above?

I X 200 = 04 I I X 200 X 1000 X 200 = 0.2 I

CPU cycles + Memory Stall cycles = I+0.4I+0.7] = 1.6I

(b) You have found a way to reduce the miss rate of either the instruction cache or data cache to half of current miss rate, but not both. Between instruction and data cache, which one would you choose to reduce the miss rate of? Why?

Instruction cashpuniss rate = = = = dath.

Instruction cache miss rate of 24th of 51 the 0.1% 012

IX 1000 200 = 02] 0103 Cpu cycles + Memory Stall cycles = 1.4[3]

1.6[= 8] 72 724th 8 HH 15013th.

Well of Pata cache miss rate of 24th of 51th 0.25% 012

I × 700 × 70000 × 200 = 0. II 0 10 2 CPU andes + Memory stall cycles = 1. 5]

9. Operation of Cache. (7+3=10pts)


We have L1 and L2 cache system with these specifications

The second second second	cache system with these specifications		
CONTRACTOR OF	L1	12	
Associativity	1-way	2-way	
Cache size	16 bytes	32 bytes	
Block size	4 bytes	8 bytes	
Write policy	write-back	write-through	
trice policy	vyrite-back	V	

Eviction policy is to choose the oldest one among candidates.

All memory location is initialized to 0.

(a) Fill in the contents (in decimal) of both L1 and L2 cache after executing these 8 instructions. First column is Read/Write, second column the byte address and the last column the data value. Tag field is omitted for simplicity. But, you should remember which address maps to which entry in the cache to be able to answer the question.



(6) L1 access latency is 4 cycles. L2 access latency is 10 cycles. Memory access latency is 140 cycles. What is the average access latency (in cycles) per instruction after executing first 5 instructions from above?

