


Paging: Faster Translation (TLBs)




Prof. Yongtae Kim

Computer Science and Engineering Kyungpook National University



Translation Lookaside Buffer (TLB): Concept

- Paging logically requires an extra memory lookup for each VA
 - Going to memory for translation information before every instruction fetch or explicit load or store is prohibitively slow
 - To speed up the address translation, OS needs the hardware's help.
- Translation lookaside buffer (TLB) expedites address translation
 - A TLB, part of the chip's MMU, is simply a hardware cache of popular virtual-tophysical address translations; better name would be address-translation cache
 - TLB makes virtual memory possible as it affects the performance tremendously



Courtesy of Prof. Jin-Soo Kim @ SNU

TLB Basic Algorithm


- Translation using hardware-managed TLB with linear page table
 - TLB hilt: 1) memory access


Typically, TLB hit rate ≥ 99% 🙀

ाष्ट्र भा

- TLB miss: 1) memory access for PTE → update TLB
 2) retry → TLB hit → memory access
- TLB, like all caches, is build on the premise that in common case, translations are found in cache

(VirtualAddress & VPN_MASK) >> SHIFT (Success, TlbEntry) = TLB Lookup(VPN) (Success == True) // TLB Hit if (CanAccess(TlbEntry.ProtectBits) == True) = VirtualAddress & OFFSET_MASK PhysAddr = (TlbEntry.PFN << SHIFT) | Offset Register = AccessMemory(PhysAddr)else RaiseException (PROTECTION_FAULT) else // TLB Miss TRAddr = PTBR + (VPN * sizeof(PTE)) PTE = AccessMemory(PTEAddr)if (PTE. Valid == False) RaiseException (SEGMENTATION_FAULT) else if (CanAccess(PTE.ProtectBits) == False) RaiseException (PROTECTION_FAULT) **TLB miss** RetryInstruction





Example: Accessing an Array

int a [loo]

Let's consider an example with assumptions

 Array of 10 4-byte integers in memory, staring at VA 100 Small 8-bit virtual address space with 16-byte pages (4-bit VPN & 4-bit offset) Only consider memory access for array = 0; i < 10; i++)Memory access behavior: 1) access a [0] → TLB miss → TLB update (VPN 6),πβ 2) access a [1], a [2] > TLB hit Offset >vpv 76∂ 04 80 12 3) access a [3] → TLB miss → TLB update (VPN → VPN = 004) access a[4], a[5], $a[6] \rightarrow ILB$ hiv VPN = 01VPN = 025) access a [7] → TLB miss → TLB update (VPN 8) VPN = 036) access $a[8], a[9], a[10] \rightarrow TLB hit$ VPN = 04VPN = 05TLB hit rate: 7 hit of total 10 access # 70% a[0]\\ a[1]\\ a[2] VPN = 06VPN = 07a[3] | a[4] a[5] a[6] - Spatial locality: elements of the array are close to a[9] VPN = 08VPN = 09VPN = 10VPN = 11one to another in space (page size $\uparrow \rightarrow$ TLB hit rate \uparrow) VPN = 12VPN = 13Temporal locality; quick re-referencing of memory VPN = 14item in time

Who Handles the TLB Miss?

Herible (X)

- Either hardware (CPU) or software (OS) can handle the f
- Earlier CISC (x86) has hardware-managed TLB
 - The hardware has to know the location of page table and its format
 - The hardware 1) walks the page table, 2) finds the correct PTE, 3) extracts the
 desired translation, 4) update TLB with the translation, 5) retry the instruction,
- Newer RISC has software-managed TLB
 - On a TLB miss, the hardware simply raises an exception and then:
 - The hardware 1) pauses execution, 2) switch to kernel mode, 3) jumps to traphandler → (OS to process TLB miss) → 4) retries the instruction (will TLB hit)
 N = (VirtualAddress & VPN_MASK) >> SHIFT
 SW VPN = (VirtualAddress & VPN_MASK) >> SHIFT

```
VPN = (VirtualAddress & VPN_MASK) >> SHIFT
(Success, TlbEntry) = TLB_Lookup(VPN)
if (Success == True) // TLB Hit
    if (CanAccess(TlbEntry.ProtectBits) == True)
        Offset = VirtualAddress & OFFSET_MASK
        PhysAddr = (TlbEntry.PFN << SHIFT) | Offset
        Register = AccessMemory(PhysAddr)
    else
        RaiseException (PROTECTION_FAULT)
                      // TLB Miss
    PTEAddr = PTBR + (VPN * sizeof(PTE))
    PTE = AccessMemory(PTEAddr)
    if (PTE.Valid == False)
        RaiseException (SEGMENTATION_FAULT)
    else if (CanAccess(PTE.ProtectBits) == False)
        RaiseException (PROTECTION_FAULT)
    else
        TLB_Insert (VPN, PTE.PFN, PTE.ProtectBits)
        RetrvInstruction()
```

```
VPN = (VirtualAddress & VPN_MASK) >> SHIFT

(Success, TlbEntry) = TLB_Lookup(VPN)
if (Success == True) // TLB Hit
if (CanAccess(TlbEntry.ProtectBits) == True)
Offset = VirtualAddress & OFFSET_MASK
PhysAddr = (TlbEntry.PFN << SHIFT) | Offset
Register = AccessMemory(PhysAddr)
else
RaiseException(PROTECTION_FAULT)
else // TLB Miss
RaiseException(TLB_MISS)
```

TLB miss-handling trap

* This trap is difference from the other trap (e.g. system call) in that the hardware must resume execution at the instruction that caused the trap, not the next instruction

TLB Contents: What's in There?

- What if 7LB miss when OS is running TLB miss-handling code?
 - Original) TLB miss → TLB miss handling → TLB miss → TLB miss handing
 - Two simple solutions:
 - 1) Keeping TLB miss handler in physical memory (directly access to handler code)
 - 2) Reserving some entries in (LB) for permanently-valid translations and use some of those slots for handler code itself; these wired translations always hit the TLB
- The primary advantage of software approach is flexibility
 - OS can use any data structure to implement page table without hardware change
 - Another advantage is simplicity; hardware doesn't do much on a miss (see codes)
- Typically, TLB is(fully associative with 32, 64, or 128 entries.
 - The hardware search the entire TLB in parallel to find the desired translation
 - TLB entries would be like the following format:

other bits **VPN** PFN

- Other bits usually contains:
 - 1) valid bit to indicate whether the entry has a valid translation or not?
 - 2) protection bits to determine how a page can be accessed (rwx)
 - 3) address-space identifier, dirty bit, etc.

TLB Issue: Context Switch & Replacement Policy

With TLBs, some new issues arise when context switching

TLB contains virtual-to-physical translations that are only valid for the currently

running process, not meaningful for other processes

- e.g.) Process A: VPN 10 → PFN 100,

Process B: VPN 10 → PFN 170

Then, the hardware cannot distinguish which entry is meant for which process

- One solution is to simply flush the TLB on context switches;
 - The flush operation simply sets all valid bits to 0; effectively clearing TLB contents
 - There is cost: the flush incurs (ig) TLB misses after context switches
- Some hardware can have address space identifier (ASID) in TLB
 - ASID makes TLB be shared across context switches VPN | PFN | valid | prot | ASI
- Like cache, TLB replacement policy should also be considered
 - Least-recently-used (LRU) policy (locality) or random policy (simplicity)

PFN

100

valid

prot

rwx

rwx

Summary

1

- Translate lookaside buffer (TLB), part of MMU, is a hardware cache to expedite virtual-to-physical address translations
 - A TLB entry includes both VPN and PFN + other bits (valid, protection, etc)
 - Two kinds of TLBs: hardware-managed TLB and software-managed TLB

