

Paging: Smaller Tables



Prof. Yongtae Kim

Computer Science and Engineering Kyungpook National University



Page Table in Memory

- Page tables are too big and thus consume too much memory
 - A linear page table with 32-bit address space (2^{32}), 4KB pages (2^{12}), and a 4-byte page table entry requires $2^{32} \div 2^{12} \times 4B = 4MB$ in size
 - Every process have one page table (# of process ↑ → memory usage ↑)
- One simple solution to reduce the size is to use bigger pages
 - Using larger pages can reduce the size of the page table




but (internal - fragmentation

- − 16KB pages (2¹⁴) for 32-bit address space \rightarrow 2³²÷2¹⁴×4B = 1MB in size
- − 1MB pages (2²⁰) for the same space \rightarrow 2³²÷2²⁰×4B = 16KB in size
- Unfortunately, bigger pages leads to waste within each page
 - This problem is known as internal fragmentation
 - Thus, most systems use relatively small page sizes in the common case: 4KB (as in x86) or 8KB (as in SPARCv9)
- Are there other approaches to reduce the page table size?
 - 1) Hybrid approach: (paging + segmentation)
 - ② Multi-level page tables)→ሎ ¾
 - 3) Inverted page tables)

Observation: Many Invalid Page Table Entries


- The key observation is many invalid page table entries
 - e.g.) 16KB address space with 1KB pages (see figures):
 only four page are in use (4 of 16) and most of the page table is unused
 What if 32-bit address space? → !!
 - Instead of having a single page table for entire address space of each process, why not have one per logical segment? ** (AM) MEN!

 e.g.) three page tables; each for code, heap, and stack of the address space



Hybrid Approach: Paging and Segments

- Hybrid approach uses base and bound (limit) registers in MMU
 - Base register: the physical address of the segment's page table
 - Bound register: the end of the page table (i.e. how many valid pages it has)
 - e.g.) 32-bit address space with 4KB page and four segments:
 - 2 MSBs indicate which segment is; 00: unused, 01: code, 10, heap 11: stack



- Now, each process has three page tables associated with it
- On context switch, three base and bound pairs (code, heap, stack segments)
 must be changed to reflect the location of newly-running process's page tables
- On TLB miss, the hardware uses segment bits (SN) for base and bounds pairs
 - Then, look up the PTE by calculating the PTE address with SN and VPN

Example: Intel Architecture Address Translation


This approach is not without problems

- Still requiring segmentation (not flexible, sparsely-used heap → page table waste)
- Causing external fragmentation to arise again (variable sized page tables)

 শেশ প্রাক্তি বাংক ক্রি


IA-32 architecture address translation (segmentation & paging)

- The CPU core issues logical address (segment selector and offset)
- The logical address is translated into the linear address by segmentation.
- The linear address is translated into the physical address by paging
- In IA-32, segmentation must be used but the use of paging is optional
- In Intel 64, segmentation is generally disabled (IA-32e paging)



Multi-level Page Tables: Concepts

- Multi-level page table turns the linear page table into tree-style
 - To do this, 1) chop up the page table into page-sized units, 2) if an entire page of PTEs is invalid, don't allocate that page of the table at all
 - To track whether a page is valid, use a new structure called page directory
- Page directory contains one entry per page of the page table
 - It consists of page directory entries (PDEs) that has a valid bit and a PFN
 - A valid PDE means that at least one of the pages of the page table is valid




Multi-level Page Tables: Pros and Cons


- Multi-level page table have some obvious advantages
 - It only allocates page-table space in proportion to the amount of address space that you are using; generally compact and supports sparse address spaces
 - If carefully constructed, each portion of the page table fits neatly within a page,
 making it easier to manage memory
 - Note that linear page table requires a contiguous memory space (e.g. 4MB) while multi-level table allow each page table to be allocated non-contiguously
- This multi-level paging approach also has a cost.
 - On TLB miss, two loads from memory will be required to get the translation:
 1) page directory and 2) PTE itself
 - Time-space trade-off: Linear → size↑, time_{access}↓, Multi-level → size↓, time_{access}↓
 - When T(LB hit) the performance is obviously identical
 - Handling the page table lookup is more complicated

TIBENEW F 3

南北 第一部一里等

A Detailed Multi-Level Example (1) Considering 16KB address space with 64-byte pages 14-bit virtual address space (2¹⁴=(16KB)) 8-bit VPN and (6-bit offset (2⁶=64) Linear page table: 28 (256) entries; 0, 1 for code, 4, 5 for heap, 254, 255 for stack, rests are unused, 4-byte PTE > 256×4B=4KB in size 0000 0000 code 000 0001 code 0000 0010 (free) 0000 0011 (free) To build a two-level page table: 0000 0100 heap Breaking the table into page-sized units; 1KB ÷ 64B=16 pages 0000 0101 heap 0000 0110 (free) 0000 0111 (free) and each page can hold $(6 \text{ PTE}) (4B \times 16 = 64B)$... all free ... 2) Indexing into the page directory; the directory needs one entry 1111 1100 (free) 1111 1101 (free) per page of the page table (16 entries → 4 MSBs of VPN, 4 the 1111 1110 stack 1111 1111 stack called page-directory index; PDIndex) PDEAddr = PageDirBase + (PDIndex * zeof(PDE)) 3) Indexing into the page table; 16 PTEs → next 4 bits of Total o PDIndex, called page-table index; PTIndex) PTEAMOS = (PDE_PEN < SHIFT)+ (TIMO + 5200+CPTE)) PTEAddr = (PDE.PFN << SHIFT) + (PTIndex * sizeof(PTE)) िर्भा भावशाना भानें के **VPN** offset 12 | 11 10 3 2 Page Table Index Page Directory Index





More than Two Levels



30-bit address space with a 512-byte page (21-bit VPN & 9-bit offset)


For PTE size of 4B each page can hold 128 PTEs (512 ÷ 4B)

Indexing PTEs & PDEs requires 7 (2⁷=128) & 14 (30-7-9) bits, respectively

- Page directory has 214 entries, which does not fit one page (needs 128 pages)



- To remedy this, splitting the PD itself into multiple pages
 - PT index: 7 bits, PD index0: 7 bits (upper), PD index1: 7 bits (lower)
 - Translation sequence:
 - 1) fetch PDE0 from upper directory
 - 2) fetch PDE1 from lower directory if PDE0 is valid
 - 3) fetch PTE if PDE1 is valid



A deeper table requires more works but can save more memory

Translation Process: Remember the TLB

- Control flow of address translation in multi-level paging
 - TLB hit: directly memory access
 - TLB miss: hardware needs to perform the full multi-level lookup (see codes)
- Inverted Page Tables
 - Instead of having per-process page table, we keep a single page table that has an entry for each physical page of the system

table of


Finding the correct entry is a matter of searching through this data structure


```
(PN) = (VirtualAddress & VPN_MASK) >> SHIFT -> V XX 0
(Success, TlbEntry) = TLB_Lookup(VPN)
if (Success == True) // TLB Hit
 if (CanAccess(TlbEntry.ProtectBits) == True)
   Offset = VirtualAddress & OFFSET_MASK
   PhysAddr = (TlbEntry.PFN << SHIFT) | Offset
   Register = AccessMemory (PhysAddr)
                                                                                   logical
   RaiseException (PROTECTION_FAULT)
                                                                                                               physical
                                                                                   address
                                                                                                               address
                                                                                                                            physical
 // first, get page directory entry
 PDIndex = (VPN & PD_MASK) >> PD_SHIFT
                                                                                                                            memory
 PDEAddr = PDBR + (PDIndex * sizeof(PDE))
         = AccessMemory(PDEAddr)
 if (PDE. Valid == False)
   RaiseException (SEGMENTATION FAULT)
   // PDE is valid: now fetch PTE from page table PDt - ACES Mements (
   PTIndex = (VPN & PT_MASK) >> PT_SHIFT
   PTEAddr = (PDE.PFN << SHIFT) + (PTIndex * sizeof(PTE)
            = Acces Memory (PTEAddr)
       (PTE. Valid == False)
      RaiseException (SEGMENTATION_FAULT)
   else if (CanAccess(PTE.ProtectBits) == False)
     RaiseException (PROTECTION_FAULT)
                                                                        Page Table
      TLB_Insert (VPN, PTE.PFN, PTE.ProtectBits) ->
      RetryInstruction()
```

Example: Paging at Intel Architecture

Intel processor architecture offers three paging modes

	Mode	Linear Space	Physical Space	Page Size
3264	32-bit	32-bit address (4G)	32-, 40-bit address (4G, 1T)	4K(2 ¹²), 4M(2 ²²)
	PAE	32-bit address (4G)	52-bit address (4P)	$4K(2^{12}), 2M(2^{21})$
	IA-32e	48-bit address (256T)	52-bit address (4P)	4K(2 ¹²), 2M(2 ²¹), 1G(2 ³⁰)





IA-32e paging with 4KB page

(Intel 64 architecture)

Linear Address

Offset

4-KByte Page

Physical Addr

Summary

- Since a page table may include many invalid PTEs, multi-level page table can be used to save the memory
 - It is generally compact and supports sparse address spaces
 - The address is divided into PD index, PT index, and offset

