

# *MPTEE: Bringing Flexible and Efficient Memory Protection to Intel SGX*

**Wenjia Zhao<sup>1,2</sup>, Kangjie Lu<sup>2</sup>, Yong Qi<sup>1</sup>, Sqiyu Qi<sup>3</sup>**

<sup>1</sup>Xi'an Jiaotong University, China

<sup>2</sup>University of Minnesota, USA

<sup>3</sup>Xidian University, China

# Intel Software eXecute Guard (SGX)


- Hardware-based trusted execution environment
- Provide secure region, namely enclave
- Enhance Application Security



Secure Cloud Services



Blockchain



Edge Computing



Digital Wallet



# Two types of SGX Research

## Applications (to protect data/code)

- VC3 [OAKLAND'15]
- SCONE [OSDI'16]
- JITGuard [CCS'17]
- SGXCrypter [ASP-DAC'17]

## Protection/attack to SGX itself

- Page Fault [OAKLAND'15]
- SGX-Shield [NDSS'17]
- SGXBOUNDS [EUROSYS'17]
- Side-channel [OAKLAND'18, SECURITY'17]

# Examples and current disadvantages

SGXCrypter protects code by unpacking the packed code in enclave.

- relies on the OS page table to remove the *W* perm of unpacked code
- is incompatible with the SGX security model

SGX-Shield protects SGX code itself through randomization

- uses software-based DEP to create an Non-RW boundary(R15)
- wastes the R15 register
- NRW boundary using a general register can be shifted[security'18]

# Two types of SGX Research

## Applications (to protect data/code)

- VC3 [OAKLAND'15]
- SCONE [OSDI'16]
- JITGuard [CCS'17]
- SGXCrypter [ASP-DAC'17]



**flexibly and securely enforcing  
memory-page permissions**

## Protection/attack to SGX itself

- Page Fault [OAKLAND'15]
- SGX-Shield [NDSS'17]
- SGXBOUNDS [EUROSYS'17]
- Side-channel [OAKLAND'18, SECURITY'17]

Unfortunately, the feature is missing


Unfortunately, the feature is missing  
Why?

Unfortunately, the feature is missing  
Why?


Security considerations (untrusted os)

Permissions are statically decided (sign-verify)


# Challenges




# Challenges




# Challenges




# Challenges



# Challenges




# Challenges



# MPTEE: memory permission protection

Flexible, efficient, and isolated memory permission enforcement for SGX.


- Flexible and Efficient Memory-Permission Enforcement
- Enforcement Integrity



# MPTEE: memory permission protection

Flexible, efficient, and isolated memory permission enforcement for SGX.


- Flexible and Efficient Memory-Permission Enforcement
- Enforcement Integrity



# MPTEE: memory permission protection

Flexible, efficient, and isolated memory permission enforcement for SGX.

- Flexible and Efficient Memory-Permission Enforcement
- Enforcement Integrity



# Memory-Permission Enforcement

Elastic Cross-Region Bound Check(CRBC)


*Basic idea*

*Use hardware-assisted technique(MPX) to bound-check access*

# Elastic Cross-Region Bound Check(CRBC)

## Memory Protection Extension(MPX)

- New instructions, bndcu, bndcl, bndmk...
- Four dedicated bound registers (BND0~BND3)




# Elastic Cross-Region Bound Check(CRBC)

## Memory Protection Extension(MPX)

- New instructions, bndcu, bndcl, bndmk...
- Four dedicated bound registers (BND0~BND3)
- *More bounds will be stored in a bound table in memory*


**Significant performance overhead (over 60%)**

# Elastic Cross-Region Bound Check(CRBC)



# Elastic Cross-Region Bound Check(CRBC)

*region0*




*region1 RW*

*region2 X*

*region3*


*region4 RW*

*region5 X*



# Elastic Cross-Region Bound Check(CRBC)

region0



bnd regs

UBound

LBound

How can we use **limited number** of bound registers to protect **multiple** memory region access?

region1

region2

region3

region4

0

1

impose high overhead

# Elastic Cross-Region Bound Check(CRBC)



Key observation

The same permission memory range is continuous in an enclave

# Elastic Cross-Region Bound Check(CRBC)




Key observation

The same permission memory range is continuous in an enclave

Because

All required libraries must be statically linked in the target enclave program

# Elastic Cross-Region Bound Check(CRBC)




Enclave memory layout

Permission change

Continuous → Non-continuous

Exceeded the number of MPX registers



# Elastic Cross-Region Bound Check(CRBC)



# Elastic Cross-Region Bound Check(CRBC)




# Elastic Cross-Region Bound Check(CRBC)



3 regions → 5 regions


4 MPX registers are not enough

# Elastic Cross-Region Bound Check(CRBC)




We design a new layout


# Elastic Cross-Region Bound Check(CRBC)




# Elastic Cross-Region Bound Check(CRBC)



Enclave memory layout




# Elastic Cross-Region Bound Check(CRBC)




New memory layout with CRBC

# Elastic Cross-Region Bound Check(CRBC)




New memory layout with CRBC


# Elastic Cross-Region Bound Check(CRBC)



# Elastic Cross-Region Bound Check(CRBC)



# Elastic Cross-Region Bound Check(CRBC)



# Elastic Cross-Region Bound Check(CRBC)

- Initializing the bounds
- Updating the bounds
- Permission enforcement using CRBC
  - Four APIs, *mpt\_mmap*, *mpt\_mremap*, *mpt\_uunmap*, *mpt\_write*
- Improving EPC usage
- Optimizing CRBC: Adaptive Permission Enforcement

More details in the paper


# Elastic Cross-Region Bound Check(CRBC)

- CRBC leverages MPX to efficiently bound-check multiple regions with different boundary registers.
  - Use **only regs**, bnd0, bnd1, and bnd2
  - Provide **six** different permission regions
  - Allow the **flexible changes** of the ranges of memory regions at runtime

Permission	Bound range
	non-perm. (ImageBase, bnd0.lb)
X	(bnd0.lb, bnd2.lb)
RX	(bnd2.lb, bnd1.lb)
RWX	(bnd1.lb, bnd0.ub)
RW	(bnd0.ub, bnd1.ub)
R	(bnd1.ub, bnd2.ub)

# Elastic Cross-Region Bound Check(CRBC)

- CRBC leverages MPX to efficiently bound-check multiple regions with different boundary registers
  - Use **only regs**, bnd0, bnd1, and bnd2
  - Provide **six** different permission regions
  - Allow the **flexible changes** of the range of memory regions at runtime



Without using MPX bound table to avoid the high performance overhead

# CRBC may be attacked

## Check-skipping attacks

- Control-flow attacks that bypass the bound checks and abuse the permission control

48 8b 14 d0	mov (%rax,%rdx,8),%rdx
48 a1 ff d2 ff ff 00	movabs 0xfffffd2ff,%rax
f2 0f 1a c7	bndcu %rdi,%bnd0
f3 0f 1a c7	bndcl %rdi,%bnd0
ff d2	callq *%rdx



Unaligned call  
without check

# CRBC may be attacked

## Bound-manipulating attacks

- Data-flow attacks that manipulate bounds

48 8b 45 f0	mov	-0x10(%rbp),%rax
48 8b 55 f8	mov	-0x8(%rbp),%rdx
48 8b 04 25 f3 0f 1b	mov	0x1b0ff3,%rax
00		
f3 0f 1b 0c 10	bndmk	(%rax,%rdx,1),%bnd1



Bndmk is  
called  
maliciously


# Enforcement Integrity

control-data integrity + memory isolation

# Enforcement Integrity

## Control-data integrity


- Indirect calls/jumps



# Enforcement Integrity

## Control-data integrity

- Indirect calls/jumps




# Enforcement Integrity

## Control-data integrity

- Indirect calls/jumps
- Return Address
  - SafeStack [OSDI'14]

# Enforcement Integrity

## Memory isolation



# Evaluation

## Hardware platform

- Intel Xeon E3-1225v5
- 8GB memory

## Software environments

- Ubuntu 16.04 Server
- SGX SDK v2.0
- SGX driver v0.10
- LLVM v6.0

# Macro-benchmark

## SQLite

- Overhead from 2% to 8%
- Average overhead 6.6%

## Memcached

- Average overhead 2.2%

# Micro-benchmark and Case Studies

- Nbench
- Protecting SGXELIDE code
- Protecting SGX-Shield code

More details in the paper

# Conclusions

MPTEE provides a flexible, isolated, and efficient memory permission protection mechanism

- Three bound registers offer six permission regions
- Efficient enforcement integrity
  - Control data integrity with efficient trampoline table
  - No additional overhead of isolation beyond the CRBC

**Flexible and efficient memory permission protection for SGX**