

Circuit Theory and Electronics Fundamentals

Lab 3 - AC/DC Converter

Aerospace Engineering

Laboratory Report
May 8, 2021

Eva Claro, 95785

Miguel Isidoro, 95834

Pedro Braz, 95837

Contents

5	Conclusion	14
4	Side by Side Comparison 4.1 Envelope detector	
3	Simulation Analysis	7
2	Theoretical Analysis	4
1	Introduction	3

1 Introduction

This report is being made for the subject of Circuit Theory and Electronics Fundamentals and is related to the third laboratory being its objective to develop an AC/DC converter circuit using a envelope detector and a voltage regulator. The display of this circuit can be seen in Figure 1. In Section 2 a theoretical analysis will be made. Secondly, in Section 3 it will be simulated the circuit using ngspice. Following with both results from Section 2 and Section 3 being compared and commented in Section 4

The conclusions of this study are outlined in Section 5.




Figure 1: AC/DC converter circuit

2 Theoretical Analysis

In this section, the output voltage, voltage ripple and envelope detector output of the circuit shown in Figure 1 will be analysed theoretically.

As we were free to choose the circuit, these are the values that we decided to use for the resistors and the capacitor, as well as the given values of the voltage and frequency of the primary circuit in the transformer.

Name	Value [V/Ohm/F]
Frequency	5.000000e+01 Hz
Voltage	2.300000e+02 V
Resistor 1	8.000000e+03 Ohm
Resistor 2	2.500000e+04 Ohm
Capacitor	1.000000e-04 F

Table 1: Given and choosen variables of the circuit

By using a transformer with a proportion of 1:17.5, we were able to change the voltage from a value as high as 230V is in the primary circuit to a value which is much closer to the aim (12V) in the secondary circuit, with the voltage being shown in Figure 2. However, we also needed two essencial components in order to change the AC source to a DC voltage.




Figure 2: Output voltage of the secundary circuit

The first thing that the circuit does is transforming the voltage coming from the transformer (vout) to its absolute value (vOhr). This happens due to the 45 degree 4 diode circuit which is a full wave rectifier. (Note: the diodes are considered to be ideal for the theoretical calculations).

Then, the voltage enters in the envelope detector, where the voltage passing the capacitor starts to have behavior closer to a DC voltage. The result can be seen in the Figure \ref{figure} , where we can see that the amplitude clearly decreased. We calculated the times when the diodes were ON and OFF. The equation 1 gives us the expression that we needed to compute the values of tOFF.

$$t_i OFF) = 1/w * atan(1/(w * R1 * C))$$
 (1)

While t < tOFF

$$vOenv(t) = vOhr(t) \tag{2}$$

And for t > tOFF

$$vOenv(t) = abs(vout * cos(w * tOFF) * exp(-(t - tOFF)/(R * C))$$
(3)

With vOenv being the value of the voltage in the envelope detector.

The voltage ripple (the difference between the maximum and minimum value of the voltage) and the average value for the envelope detector are given in the following table.

Name	Value [V]
Ripple of the Envelope	1.697500e-01
Average of the Envelope	1.429148e+01

Table 2: Voltage Ripple and Average Voltage for the Envelope Detector




Figure 3: Output voltage of the envelope

For the last segment of the circuit, the voltage regulator, we have 20 diodes in series that make a almost perfect DC, by reducing the majority of the noise produced. For the computation of the values, we decided to divide the DC component (dcvOreg) from the AC one (acvOreg). For the DC component, we analysed the voltage of the 20 diodes and, if it was superior to the average value of the vOenv, then

$$dcvOreg = VOn * ndiode$$
 (4)

If not

$$dcvOreg = vOenvmedium$$
 (5)

This happens in order to understand if the vOenv is a voltage with a bigger value than the maximum value the diodes can handle. For the AC component, we start by calculating the value of r_D , which is the resistance value of each diode

$$r_D = eta * v_t / (I_s * exp(VOn/(eta * v_t)))$$
(6)

With the value of r_D , we now are able to calculate the value of the AC component.

$$ac_vOreg = (ndiode * r_D)/((ndiode * r_D) + R2) * (vOenv - dc_vOreg)$$
 (7)

To calculate the final value of the voltage leaving the regulator (vOreg), we simply add the AC and DC component, which gives us a value extremely close to 12V and with a small amplitude, as it can be seen in the Figure 4 (final value) and 5 (difference to 12V).




Figure 4: Output voltage of the regulator




Figure 5: Deviation from the wanted DC voltage

The voltage ripple (final amplitude) and the average value (DC value) for the voltage are given in the following table.

Name	Value [V]
RippleRegulator	1.191683e-02
AverageRegulator	1.216087e+01

Table 3: Voltage Ripple and Average Voltage for the Voltage Regulator

3 Simulation Analysis

This section covers the circuit simulation using the Ngspice tool, where the AC/DC converter was simulated for 10 periods using the default diode model.

Firstly, the transformer was replaced by an ideal model using an dependent current source and an dependent voltage source. Then, by trial and error the values of the resistors, capacitor and n parameter were adjusted reaching a good accuracy. The goal was to reach the closest value to 12V in the output voltage.

As asked in the lab assignment, the input voltage of the secondary circuit, the output voltage of the envelope detector, the output voltage of the voltage regulator and (v(5)-12) were computed and ploted.

Later in this report, we will compare this results with the theoretical ones but for now we will just show them.

The Table 4 shows the output voltages results for the circuit described in Figure ??.

Name	Value [A or V]
maximum(v(4))-minimum(v(4))	1.571869e-01
mean(v(4))	1.286417e+01
maximum(v(5))-minimum(v(5))	4.484232e-02
mean(v(5))	1.157034e+01

Table 4: Outpu voltages results in Volts

The Table 5 show the merit value obtained by the group.

Name	Value [A or V]
1/(109.1*(maximum(v(5))-minimum(v(5)))+abs(mean(v(5)-12))+10e-6)	1.879004e-01

Table 5: Merit values




Figure 6: Output Voltage of the envelope detector v(4)




Figure 7: Input Voltage of the secondary circuit (v(2)-v(3))




Figure 8: Output Voltage of the voltage regulator v(5)




Figure 9: SImulated voltage output error (v(5)-12)





Figure 10: Total Response of ${\it V}_{\rm 6}$ and ${\it V}_{\rm s}$

4 Side by Side Comparison

After ending both simulation and theoretical analysis processes, the results were presented on their sections. However, for presenting a prudent interpretation of the result both tables were put side by side.

4.1 Envelope detector

The simulated results of the envelope detector output obtained in NGSpice are compared to the theoretical results from Octave as shown below in Figures 11 and 12, respectively.






Figure 12: Theoretical Envelope detector voltage output

Figure 11: Simulated Envelope detector voltage output

The theoretical ripple in the envelope detector is considerably smaller than the simulated one, due to the approximations made in the theoretical diode model.


4.2 Output Voltage

The simulated results of the voltage output are compared to the theoretical results as shown below in Figures 15 and 16, respectively.

Once again, the theoretical ripple is considerably smaller than the simulated one, due to the approximations made in the theoretical diode model.

It is also notable that the output voltage values are always higher than both 12V and the simulation's values, which vary between higher and lower than 12V.

The voltage output errors (V_{out} - 12) of the simulation and the theoretical analysis are shown above in Figures 17 and 18, respectively.






Figure 14: Theoritical voltage output error.

Figure 13: Simulated voltage output error.

The output voltage error is always positive and higher than the simulation's, which varies between positive and negative. Comparing the Voltage ripple and VDC of the simulated and theoretical analysis in tables 6 and 7, respectively:


Name	Value [V]
maximum(v(4))-minimum(v(4))	1.571869e-01
mean(v(4))	1.286417e+01
maximum(v(5))-minimum(v(5))	4.484232e-02
mean(v(5))	1.157034e+01

Table 6: Simulated results. mean(v(4)) is the average outuput voltage and vecmax(v(4))-vecmin(v(4)) is the maximum value of ripple. The last value is the merit of the circuit.

Name	Value [V]
Ripple of the Envelope	1.697500e-01
Averageof the Envelope	1.429148e+01
RippleRegulator	1.191683e-02
AverageRegulator	1.216087e+01

Table 7: Theoretical values. ${\it V}_{DC}$ is the average outuput voltage.

The merit value is 2.671900e-02.







Figure 16: Theoretical voltage output.

Figure 15: Simulated voltage output.






Figure 18: Theoritical voltage output error.

Figure 17: Simulated voltage output error.

5 Conclusion

The objective of this laboratory assignment was to develop an AC/DC converter circuit and the main goal was achieved. However it was achieved not having the best merit. The merit of the circuit was obtained by trial and error, a method that is not perfect and does not result in the best possible results. In this way, we concluded that in order to obtain good results, we were obliged to "yield" part of the merit.

We also note that this time, the results were not equal and exactly the same comparing both NGSpice and Octave.

However, we believe that the differences are not that significant and they can be explained by how NGSpice solves the circuit compared to how it was done in the theoretical analysis, processes that were also explanied on our lectures. To solve the circuit, NGSpice used far more advanced simulation methods for the diodes, with many more parameters, while we used an approximated model with V_{on} and an incremental resistor.

This way, the objective should have never been to have equal results, but rather, have results that seemed reasonables, which we believe it was achieved.