Signal Tap

嚴茂旭 副教授 ymh@mail.ntou.edu.tw




Signal Tap

- Signal Tap是嵌入在FPGA裡的邏輯分析儀
- · 透過JTAG connector即時擷取與顯示FPGA內部訊號狀態,並且可以設定 多種觸發條件




開啟Signal Tap


- Compile design
- Tools -> Signal Tap Logic Analyzer






• 選取燒錄檔(.sof)







Signal Tap:pre-synthesis -> List




- · 設定clk(clk正緣觸發時擷取訊號)
- 設定深度(32K次)



擷取頻率一定要大於觀察訊號的頻率




· 設定trigger位置





右鍵->add nodes 加入要觀看的信號跟觸發信號



X

List


Close

· 設定trigger觸發的條件(falling edge)


Node		Data Enable	Trigger Enable	Trigger Conditio	ns
Type Alias	Name	1	1	1☑ B asic A N	•
*	GPIO_0[1]	~	\checkmark	\	



- 燒入sof檔
- 就緒後開始執行









結果

測資為16進制35(RS-232, Baud Rate = 38400)



