

# 2023/03/29

# 實驗五

姓名:吳秉宸 學號:00957202


班級:資工4A

E-mail: evan 20010126@gmail.com

# 注意

- 1. 繳交時一律轉 PDF 檔
- 2. 繳交期限為 隔週三上午九點
- 3. 一人繳交一份
- 4. 檔名:學號\_HW?.pdf 檔名請按照作業檔名格 式進行填寫 未依照格式不予批改

- ─ ` Encoder\_2
- 實驗說明:
- 系統架構程式碼與程式碼說明
  - 1. 以 50MHz 當作系統時脈,在 600dpi 下量測 1.7μm。
  - 2. 輸入信號:synr\_enc,為輸入待測信號(encoder)。
  - 3. 輸出數值: Encoder 週期的計數、step\_cnt、step\_dist。
  - PS. 運用 LPF, Edge detector, counter, FSM 電路設計上述電路



■ 系統架構程式碼與程式碼說明

## DE0\_CV.sv

```
timescale 1ns/100ps
    This code is generated by Terasic System Builder
module DE0_CV(
    //////// CLOCK ////////
    input
                                 CLOCK_50,
                                 CLOCK2_50,
    input
    input
                                 CLOCK3_50,
    inout
                                 CLOCK4 50,
    //////// SDRAM ////////
                        [12:0]
                                     DRAM_ADDR,
    // output
                                     DRAM_BA,
    // output
                                     DRAM CAS N,
    // output
                                     DRAM_CKE,
    // output
                                     DRAM CLK,
    // output
                                     DRAM_CS_N,
                        [15:0]
                                     DRAM_DQ,
                                     DRAM LDQM,
    // output
    // output
                                     DRAM_RAS_N,
    // output
                                     DRAM UDQM,
                                     DRAM WE N,
     / output
```

```
output
                 [6:0]
                           HEX0,
output
                 [6:0]
                            HEX1,
output
                 [6:0]
                            HEX2,
output
                 [6:0]
                            HEX3,
                 [6:0]
                            HEX4,
output
output
                 [6:0]
                            HEX5,
input
                 [3:0]
                            KEY,
input
                            RESET_N,
output
                 [9:0]
                            LEDR,
                                PS2 CLK,
                                PS2_CLK2,
                                PS2 DAT,
                                SD_CLK,
                                SD CMD,
                input
input
                 [9:0]
                            SW
                     [3:0]
// output
                     [3:0]
// output
                                VGA_HS,
                     [3:0]
                                VGA_VS,
/////// GPIO_0, GPIO_0 connect to GPIO Default ////////
                    [35:0]
                               GPIO_0,
/////// GPIO_1, GPIO_1 connect to GPIO Default ////////
                    [35:0]
                                GPIO 1
REG/WIRE declarations
```

);

```
Structural coding
logic [13:0] r_LPF_threshold;
logic [13:0] r_distance;
logic reset_n;
logic rx;
logic tx_data;
logic tx_end_flag;
logic step_col; // output
assign clk = CLOCK_50;
assign reset_n = RESET_N;
assign enc = SW[0]; // Actually 從 GPIO 進來
assign r_LPF_threshold = 14'd20;
assign r_distance = 14'd170; //1.70um (待測的距離)
// assign buad_setting = 2'b00;
Encoder ens_sys(
    .clk(clk),
    .rst(reset_n),
    .r_LPF_threshold(r_LPF_threshold), // 濾波門檻值
    .r_distance(r_distance),
    .enc (enc),
    .step_col(step_col) // 每經過 r_distance 就通知印表機印一條線
endmodule
```

呼叫主程式 Encoder 模組,並套入對應變數。

#### **Encoder.sv**

```
timescale 1ns/100ps
module Encoder(
    input logic clk,
    input logic rst,
    input logic [13:0] r_LPF_threshold,
    input logic [13:0] r_distance,
    input logic enc, // signal (有雜訊的)
    output logic step_col
    // output logic [3:0]s
    );
    logic enc_filter;
    logic enc_pos;
   logic [15:0] cnt;
    logic [15:0] cnt_meas;
    logic enable;
    logic load;
    Low_Pass_Filter_4ENC u1
        .sig_filter(enc_filter),
        .signal(enc),
        .r_LPF_threshold_enc(r_LPF_threshold), // Unit : 0.08us /// 2^3 =
        .clk(clk),
        .reset(rst)
    );
    edge_detector u2(
       .rst(rst),
        .clk(clk),
        .enc_filter(enc_filter),
       .enc_pos(enc_pos) // 產生一個 pulse
    );
    logic rst_cnt;
    always_ff @( posedge clk )
    begin
        if (~rst | rst_cnt) cnt <= 0;</pre>
        else if (enable) cnt <= cnt + 1;
    end
    // DFF
    always_ff @( posedge clk )
    begin
```

```
if (~rst) cnt_meas <= 0;</pre>
    else if (load) cnt_meas <= cnt;</pre>
end
logic cnt_meas_rdy;
typedef enum { T0, T1, T2, T3, T4, T5, T6 } fsm_state_enum;
fsm_state_enum ns, ps;
always_ff @(posedge clk) begin
    if (~rst) begin
        ps <= T0;
        cnt_meas_rdy <= 0;</pre>
    else begin
        ps <= ns;
        cnt_meas_rdy <= load;</pre>
    end
end
always_comb
begin
    enable = 0;
    rst_cnt = 0;
    load = 0;
    ns = ps;
    unique case (ps)
        T0: begin
            rst_cnt = 0;
            ns = T1;
        end
        T1: begin
            if (enc_pos) ns = T2; // T2: load
            else enable = 1;
        end
        T2: begin
           load = 1;
           rst_cnt = 1;
           ns = T1;
        end
    endcase
end
gen_step_col gen_step_col_1(
    .clk (clk),
```

encoder 中,先是利用 LPF 將雜訊去除,再利用 edge\_detector 將輸入信號為 1 轉成一個 pulse,再控制 enable、load 信號,來控制 counter 的計數與 load 進 D-Flip-Flop(cnt\_meas),再當計數到 r\_distance 的距離後,利用 gen\_step\_col 來產生 step\_col 信號。

### Low Pass Filter 4ENC.sv

```
timescale 1ns/100ps
// Designer Mao-Hsu Yen
// 0.
// +FHDR------
// Copyright (c) 2021 XXXXX, Inc. All rights reserved
// ANSER Confidential Proprietary
// FILE NAME : Low_Pass_Filter.v
// DEPARTMENT : CSE NTOU
// AUTHOR'S EMAIL : ymh@mail.ntou.edu.tw
// RELEASE HISTORY
// VERSION DATE AUTHOR DESCRIPTION
// 1.0 2021-06-06 initial version
// 2.0
// -----
// KEYWORDS :
// PURPOSE :
// PARAMETERS
  Low Pass Filter 4ENC
     1. If (r LPF threshold enc[9:0] > 0) LPF threshold = r LPF threshold enc X 0.0124 ms
      2. If (r_LPF_threshold_enc[9:0] = 0x000, it should be in Bypass.
// REUSE ISSUES
// Reset Strategy : Asynchronous, active high system level reset
// Clock Domains : clk sys(or clk)
// Critical Timing : N/A
// Test Features : N/A
// Asynchronous I/F :
// Scan Methodology : N/A
// Instantiations :
// Synthesizable : Y
// Other :
module Low_Pass_Filter_4ENC
```

```
output logic sig_filter,
    input signal,
    input [13:0] r_LPF_threshold_enc, // Unit : 0.08us /// 2^3 =
   input clk,
    input reset
);
// counter[12:0]
  clk =100MHZ 時 cycle time = 1/100M = 0.01 us
  LPF threshold:
               1. 我們使用 counter[12:0] 的 3 bits counter[2:0] 當成 單位 LPF_threshold 為
0.01us \times 8 = 0.08 us
               2. 也就是說低於 LPF_threshold = r_LPF_threshold_enc X 0.08 us 的訊號變化都會
               3. 注意:是信號 high or low 維持時間需 > LPF_threshold 才不會被濾掉。
  r LPF threshold enc[9:0]:
       1. If (r_LPF_threshold_enc[9:0] > 0) LPF_threshold = r_LPF_threshold_enc X 0.01024
       2. If (r_LPF_threshold_enc[9:0] = 0x000, it should be in Bypass.
        ----- internal constants
   parameter N = 13;
    logic [N-1 : 0] counter;
                                                       // timing regs
   logic reset_counter;
   logic LPF_threshold;
   //assign counter
   logic [4:0] q;
    always @(posedge clk)
       begin
           if(~reset)
               begin
                                   <= 2'b0;
                   q
                   sig_filter
                                   <= signal;
                   //sig_filter
                   reset_counter <= 0;
                   LPF_threshold <= 0;
               end
           else
               begin
                                       <= {q[3:0], signal};
                   q[4:0]
                   if (LPF_threshold) sig_filter <= q[4];</pre>
                   reset_counter <= q[1]^q[0];</pre>
                   //LPF_threshold <= (counter[N-1: 4] >= r_LPF_threshold_enc);
LPF_threshold <= (counter[N-1: 0] >= r_LPF_threshold_enc); // 大於
r LPF threshold enc 才認為穩定
```

```
end
end

always @(posedge clk)

begin
    if(~reset | reset_counter)
        counter <= 0;

else
    if (~counter[N-1]) counter <= counter + 1;
end

endmodule</pre>
```

使用老師提供的範例程式碼來完成 Low\_Pass\_filter,主要是利用 counter 計數來取樣,最終輸出沒有雜訊的訊號。

# edge\_detector.sv

```
timescale 1ns/100ps
module edge_detector(
    input logic rst,
    input logic clk,
    input logic enc_filter,
    output logic enc_pos
    logic s_signal, d_signal;
    // posedge of Encoder
    always_ff @(posedge clk)
    begin
        if (~rst) begin
            s_signal <= 1'b1;</pre>
            d_signal <= 1'b1;</pre>
            enc_pos <= 1'b0;
        end else begin
            {d_signal, s_signal} <= {s_signal, enc_filter}; // enc_filter 是 low pass 過的信號
(i.e 最新的信號)
            enc_pos <= s_signal & ~d_signal;</pre>
        end
    end
endmodule
```

edge\_detector 也是經由取樣來看,要不要輸出一個 pulse。

# gen\_step\_col.sv

```
timescale 1ns/100ps
module gen_step_col(
    input logic clk,
    input logic rst,
    input logic cnt_meas_rdy, // cnt_meas_rdy 通知說 cnt_meas 是可以用的值((因為初始化時 cnt_meas
    input logic [15:0] cnt_meas, //真正的 cnt 值放這裡
    input logic [13:0] r_distance,
    output logic step col
);
    logic [31:0] mul result;
    logic [31:0] cnt;
    logic cp1;
    logic load_cnt_1;
    always_ff @(posedge clk) begin
        if (!rst)
            mul_result <= 'b0;</pre>
        else
            mul_result <= cnt_meas * r_distance / 4233;</pre>
    end
    // cnt1
    always_ff @(posedge clk) begin
        if (load_cnt_1)
            cnt <= mul_result;</pre>
        else if (cnt)
            cnt <= cnt - 1'b1;</pre>
    end
    typedef enum { START, CHK_MEAS_RDY_1, CHK_MEAS_RDY_2, LOAD_CNT, GEN_STEP_C }
fsm_state_enum;
   fsm_state_enum ps, ns;
    // FSM1
    always_ff @(posedge clk) begin
        if (!rst)
            ps <= START;</pre>
        else
            ps <= ns;
    end
    always_comb begin
        cp1 = 0;
        load_cnt_1 = 0;
        step_col = 0;
        ns = ps;
```

```
unique case(ps)
            START: begin
                load_cnt_1 = 1;
                ns = CHK_MEAS_RDY_1;
            end
            CHK_MEAS_RDY_1: begin
                if (cnt_meas_rdy)
                    ns = CHK_MEAS_RDY_2;
            end
            CHK_MEAS_RDY_2: begin
                if (cnt_meas_rdy)
                    ns = LOAD_CNT;
            end
            LOAD_CNT: begin
                load_cnt_1 = 1;
                ns = GEN_STEP_C;
            end
            GEN_STEP_C: begin
                if (~|cnt) begin
                    load_cnt_1 = 1;
                    step_col = 1;
                end
                ns = GEN_STEP_C;
            end
        endcase
    end
endmodule
```

先計算出 mul\_result 的值(為一個 r\_distance 的距離所需要的 cnt 數),當 cnt\_meas\_rdy 時將 mul\_result 存入 cnt 中計數,當計數到 0 時即為 r\_distance 的距離。

## compile.do

Compile 所需要使用的檔案。

#### Wave.do

```
onerror {resume}
    quietly WaveActivateNextPane {} 0
    add wave -noupdate -radix unsigned /testbench/de0_cv1/ens_sys/gen_step_col_1/cnt_meas
    add wave -noupdate -radix unsigned /testbench/de0_cv1/ens_sys/gen_step_col_1/r_distance
    add wave -noupdate -radix unsigned /testbench/de0_cv1/ens_sys/gen_step_col_1/cnt
    add wave -noupdate -radix unsigned /testbench/de0_cv1/ens_sys/gen_step_col_1/mul_result
    add wave -noupdate /testbench/de0_cv1/ens_sys/gen_step_col_1/step_col
    TreeUpdate [SetDefaultTree]
   WaveRestoreCursors {{Cursor 1} {89004900 ps} 0}
   quietly wave cursor active 1
   configure wave -namecolwidth 320
   configure wave -valuecolwidth 38
   configure wave -justifyvalue left
   configure wave -signalnamewidth 0
   configure wave -snapdistance 10
   configure wave -datasetprefix 0
   configure wave -rowmargin 4
   configure wave -childrowmargin 2
    configure wave -gridoffset 0
    configure wave -gridperiod 1
    configure wave -griddelta 40
    configure wave -timeline 0
   configure wave -timelineunits ps
   undate
    WaveRestoreZoom {88972700 ps} {89570100 ps}
26
```

輸出所需要的信號線,如:r\_distane、cnt、mul\_result、step\_col,個信號的意義在"模擬結果與結果說明"中詳述對應的參數名與意義。

#### Testbench.sv

```
timescale 1ns/100ps
module testbench;
    logic [15:0]
                    a;
    logic [6:0]
                   HEX0;
   logic [6:0]
                   HEX1;
   logic [6:0]
                   HEX2;
    logic [6:0]
                   HEX3;
    logic [6:0]
                   HEX4;
    logic [6:0]
                   HEX5;
   logic [3:0]
                   KEY;
   logic [9:0]
                   SW;
    logic [9:0]
                   LEDR;
    logic CLOCK_50;
    logic rst_n;
DE0_CV de0_cv1(
    //////// CLOCK ////////
    .CLOCK_50 (CLOCK_50),
    .CLOCK2_50 (),
    .CLOCK3_50 (),
    .CLOCK4_50 (),
    .HEX0(),
    .HEX1(),
    .HEX2(),
    .HEX3(),
    .HEX4(),
    .HEX5(),
               (KEY),
    .KEY
    .RESET_N
                (rst_n),
    .LEDR
                (LEDR),
    .SW
                (SW)
);
    //assign KEY[0] = rst_n;
    logic enc;
    logic [15:0]r_distance;
```


```
always #10 CLOCK_50 = ~CLOCK_50;
always begin
   //3128//
   #100
           enc = 0; //noise
   #100
           enc = 1;
   #100
           enc = 0;
   #100
          enc = 1;
   #100
          enc = 0;
   #100
          enc = 1;
   #100
           enc = 0;
   #100
           enc = 1;
   #10000 enc = 0;
                      // signal
   #100
           enc = 0;
   #100
           enc = 1;
   #100
           enc = 0;
   #100
           enc = 1;
   #100
           enc = 0;
   #100
           enc = 1;
   #10000
           enc = 1;
                       // signal
   #100
           enc = 0;
   #100
           enc = 1;
           enc = 0;
   #100
           enc = 1;
   #100
   #100
           enc = 0;
   #100
           enc = 1;
                      // signal
   #20000 enc = 0;
   #100
           enc = 1;
   #100
           enc = 0;
   #100
          enc = 1;
   #100
           enc = 0;
   #100
           enc = 1;
   #100
           enc = 0;
   #20000 enc = 1;
   //3128//
   //3613//
   #100
           enc = 0;
   #100
           enc = 1;
   #100
           enc = 0;
   #100
            enc = 1;
   #100
           enc = 0;
```

```
#100
            enc = 1;
    #100
            enc = 0;
    #100
            enc = 1;
    #10000
            enc = 0;
    #100
            enc = 0;
    #100
            enc = 1;
    #100
            enc = 0;
    #100
            enc = 1;
    #100
            enc = 0;
    #100
            enc = 1;
    #9000
            enc = 1;
    #100
            enc = 0;
    #100
            enc = 1;
    #100
            enc = 0;
    #100
            enc = 1;
    #100
            enc = 0;
    #100
            enc = 1;
    #10100
                       // signal
           enc = 0;
    #100
            enc = 0;
    #100
            enc = 1;
    #100
            enc = 0;
    #100
            enc = 1;
            enc = 0;
    #100
    #100
            enc = 1;
    #20000 enc = 0;
                        // signal
    #100
            enc = 1;
    #100
            enc = 0;
    #100
            enc = 1;
    #100
            enc = 0;
    #100
            enc = 1;
            enc = 0;
    #100
    #20000 enc = 1;
end
assign SW[0] = enc;
assign a = r_distance;
initial begin
```

```
CLOCK_50 = 0;
    rst_n = 0;
    enc = 0;
    r_distance = 170;
    #20 rst_n = 1;;
    #500000 $stop;
end
```

此為老師提供的 testbench.sv,運用此 testbench.sv 模擬有雜訊的 encoder 信號。

#### ■ 模擬結果與結果說明:



模擬結果如上圖,且對照老師的變數命名如下:

cnt\_means ->cnt\_meas: 代表 encoder 產生一個 pulse 的時間內 cnt 數了 cnt\_meas 次

r\_distane ->r\_distance: 代表需要量測的距離

cnt ->cnt\_step: 計數(從 step\_cnt 數到 0)

mul\_result ->step\_cnt: cnt 應數到多少才是 r\_distance 的距離

step\_col ->step\_dist: 當 cnt 數到 r\_distance 的距離時輸出 1

#### ■ 結論與心得:

本次的 LAB 延續了上次的專案內容,透過上次專案最終輸出的 cnt\_meas,計算出應該有多少的 cnt 數才能表示 r\_distance 的距離。當 r\_distance 的距離達到時,就會輸出信號。

在課堂上,我們學到了許多編寫硬體程式的技巧,例如每經過一個模組就存入 D-FF,以確保系統的穩定性等等。本次專案利用硬體的方式計算距離,我 覺得非常有趣且新穎,期待下一個專案也能帶給我們同樣實用且有趣的體 驗!