



Part G ->




From the start:

On clock 1: Inputs 1010, MSA 00 (in -> regA), MSB 10 (hold), MSC 000 (regA -> out) LOAD REGA
 On clock 2: Inputs 0011, MSA 01 (hold), MSB 00 (in -> regB), MSC 001 (regB -> out) LOAD REGB
 On clock 3: Inputs 0000, MSA 11 (out -> regA), MSB 10 (hold), MSC 011 (AND regs) BIT-WISE AND
 On clock 4: Inputs 0001,
 On clock 5: Inputs 0110
 On clock 6: Inputs 0000
 On clock 7: Inputs 0101
 On clock 8: Inputs 0000
 On clock 9: Inputs 1000
 On clock 10: Inputs 0011
 On clock 11: Inputs 0000
 On clock 12: Inputs 0110
 On clock 13:
 On clock 14:

Part G:



On Clock 1: Inputs(A,B,Cin) 1111, 0000, X, Function: 00 (COMP A), Out = 0000
On Clock 2: Inputs(A,B,Cin) 0111, 1111, X, Function: 00 (COMP A), Out = 1000
On Clock 3: Inputs(A,B,Cin) 0011, 0011, X, Function: 00 (COMP A), Out = 1100
On Clock 4: Inputs(A,B,Cin) 0001, 1100, X, Function: 00 (COMP A), Out = 1110
On Clock 5: Inputs(A,B,Cin) 0001, 0001, 1, Function: 01 (SUM ABC), Out = 0011
On Clock 6: Inputs(A,B,Cin) 0010, 0010, 0, Function: 01 (SUM ABC), Out = 0100
On Clock 7: Inputs(A,B,Cin) 0100, 0100, 0, Function: 01 (SUM ABC), Out = 1000
On Clock 8: Inputs(A,B,Cin) 0110, 0110, 1, Function: 01 (SUM ABC), Out = 1101
On Clock 9: Inputs(A,B,Cin) 1111, 1111, X, Function: 10 (AND AB), Out = 1111
On Clock 10: Inputs(A,B,Cin) 0111, 1110, X, Function: 10 (AND AB), Out = 0110
On Clock 11: Inputs(A,B,Cin) 0011, 1100, X, Function: 10 (AND AB), Out = 0000
On Clock 12: Inputs(A,B,Cin) 0001, 1000, X, Function: 10 (AND AB), Out = 0000
On Clock 13: Inputs(A,B,Cin) 1010, 1100, X, Function: 11 (OR AB), Out = 1110
On Clock 14: Inputs(A,B,Cin) 1000, 0110, X, Function: 11 (OR AB), Out = 1110
On Clock 15: Inputs(A,B,Cin) 1010, 1100, X, Function: 11 (OR AB), Out = 1110
On Clock 16: Inputs(A,B,Cin) 1000, 0110, X, Function: 11 (OR AB), Out = 1110



From the start on clock edge:
On clock 1: Inputs 1010, MSA 00 (in -> regA), MSB 10 (hold), MSC 000 (regA -> out) LOAD REGA
On clock 2: Inputs 0011, MSA 01 (hold), MSB 00 (in -> regB), MSC 001 (regB -> out) LOAD REGB
On clock 3: Inputs 0000, MSA 11 (out -> regA), MSB 10 (hold), MSC 011 (AND regs) BIT-WISE AND
On clock 4: Inputs 0001, MSA 00 (in -> regA), MSB 10 (hold), MSC 000 (regA -> out) LOAD REGA
On clock 5: Inputs 0110, MSA 01 (hold), MSB 00 (in -> regB), MSC 001 (regB -> out) LOAD REGB
On clock 6: Inputs 0000, MSA 01 (hold), MSB 11 (out -> regB), MSC 100 (OR regs), BIT-WISE OR
On clock 7: Inputs 0101, MSA 00 (in -> regA), MSB 10 (hold), MSC 000 (regA -> out) LOAD REGA
On clock 8: Inputs 0000, MSA 01 (hold), MSB 11 (out -> regB), MSC 010 (A Comp) COMPLIMENT
On clock 9: Inputs 1000, MSA 00 (in -> regA), MSB 10 (hold) MSC 000 (regA -> out) LOAD REGA
On clock 10: Inputs 0011, MSA 01 (hold), MSB 00 (in -> regB), MSC 001 (regB -> out) LOAD REGB
On clock 11: Inputs 0000. MSA 11 (out -> regA), MSB 10 (hold), MSC 101 (sum regs) SUM REGAB
On clock 12: Inputs 0110, MSA 00 (in -> regA), MSB 10 (hold) MSC 000 (regA - out) LOAD REGA
On clock 13: Inputs 0000, MSA 01 (hold), MSB 11 (out -> regB) MSC 111 (SHIFT) RIGHTSHIFT
On clock 14: Inputs 0110, MSA 00 (in -> regA), MSB 10 (hold), MSC 110 (SHIFT) LEFTSHIFT

Part G:

On clock 1: Inputs 0100, MSA 00 (in -> regA), MSB 10 (hold), MSC 000 (regA -> out) LOAD REGA
On clock 2: Inputs 1010, MSA 01 (hold), MSB 00 (in -> regB), MSC 001 (regB -> out) LOAD REGB
On clock 3: Inputs 0000, MSA 11 (out -> regA), MSB 10 (hold), MSC 100, OR REGS
On clock 4: Inputs 0110, MSA 01 (hold), MSB 00 (in -> regB), MSC 001 (regB -> out) LOAD REGB
On clock 5: Inputs 0000, MSA 11 (out -> regA), MSB 10 (hold), MSC 011, BIT-WISE AND
On clock 6: Inputs 0000 MSA 11 (out -> regA), MSB 10 (hold), MSC 110, LEFT SHIFT
On clock 7: Inputs 0000 MSA 11 (out -> regA), MSB 10 (hold), MSC 110, LEFT SHIFT
On clock 8: Inputs 0011, MSA 01 (hold), MSB 00 (in -> regB), MSC 001, LOAD REGB
On clock 9: Inputs 0000, MSA 11 (out -> regA), MSB 10 (hold), MSC 100, BIT-WISE OR
On clock 10: Inputs 0000, MSA 01 (hold), MSB 11 (out -> regB), MSC 010, COMPLIMENT
On clock 11: Inputs 0000, MSA 11 (out -> regA), MSB 10 (hold), MSC 111 SHIFT RIGHTHi Winter,

Thank you for rescheduling — I really appreciate it. Unfortunately, I still have a scheduling conflict today. I have a class with strict attendance requirements from 3:00 PM to 5:00 PM, followed by a lab from 6:20 PM to 8:20 PM.

I'm still very interested in meeting today if possible. I would be available from 5:15 PM to 5:30 PM while I'm on campus, if that works for you. There may be some background noise during that time, and I appreciate your flexibility in case the meeting runs slightly over.

If the team is unavailable at that time or would prefer something less rushed, I am also available tomorrow anytime between 1:00 PM and 5:00 PM.

Thank you, and I look forward to speaking with the team.

Best regards,Evan