# MSX Dual Disk Drive Controller HB720

Based on Memory Mapped Registers

# **Compatible with:**

## **EPCOM/SHARP HB-3600**



## **SONY HBD-50**



Based on MSXHans, 2001 PDF By Evandro Souza 2024, January.

### **TABLE OF CONTENTS**

1. OPERATIO
-------------

1-1. FEATURES	1-1 1-1 1-1 1-2 1-2 1-2 1-3
2-1. HB720 CARTRIDGE 2-1-1. Memory Map 2-1-2. Selection by Cartridge 2-1-3. Selection by FDC Controller 2-2. FDC 2-2-1. Memory Map Detailed 2-2-2. Selection of Individual FDC Registers 2-2-3. Operation of Individual Registers	2-1 2-1 2-1 2-2 2-2 2-2
3. BLOCK DIAGRAM  OVERALL	3-1
4. SCHEMATIC DIAGRAM AND PRINTED CIRCUIT BOARD	
HB720 BOARDS CARTRIDGE BOARD PCB CARTRIDGE BOARD Schematics FDC BOARD PCB FDC BOARD SCHEMATICS	.4-1 4-2 4-3
5. SCHEMATIC DIAGRAM AND PRINTED CIRCUIT BOARD	5-1

#### **CHAPTER 1**

#### **OPERATION**

#### 1-1. FEATURES

The HBD-50 floppydisk drive unit allows 3 1/2-inch micro floppydisks to be used with an MSX standard computer.

The 3 1/2-inch micro floppydisk is packaged in a hard case provided with a metal disk guard. 360K bytes of data can be recorded on a single disk and the contents can be easily retrieved and rewritten. This floppydisk drive unit will greatly extend the information-handling capabilities of your MSX computer.

#### 1-2. SPECIFICATIONS

Interface Section

Interface specifications Internal ROM

Fits to MSX slots

16K bytes Standard I/O routines Standard DOS routines MSX-Disk BASIC Utility routines

Power consumption

+ 5 V, 300 mA or less

Drive Section Disk used Disk type Recording capacity

51/4" and 31/2" floppy disk Single and Double-sided Formatted : 360K / 720K bytes Bytes/sector: 512 Sectors/track : 9 Tracks/clyinder: 2 Tracks/disk: 80 Bytes/disk: 360K / 720K 40 / 80 cylinders 40 / 80 y160 tracks MFM (Modified-Frequency Modulation) 300 rpm

300 rpm 250 K bits/sec

Total no. of cylinders Total no. of tracks Recording method Disk rotation speed Data transfer rate Average latency time Access time

100 msec Average : 350 msec Between tracks : 12 msec Settling time : 30 msec WD2793-02

Controller

General Power requirements

Power consumption Operating temperature


United kingdom model 240V ac, 50Hz
European model 220 V ac, 50 Hz
Brazilian model 127/220V ac (switch selected) 60 Hz
United Kingdom model 25W
European model 24 W
Brazilian model 16W
10°C-35°C (50°F-95°F) 160 x 67 x 260 mm (w/h/d)
For the drive unit only, including the projecting parts
Interface cartridge: 240 g
Drive unit: 2.7 kg (excludes the disk)
Blank disk (1)
Disk labels (3)

Accessories


#### 1-3. PARTS IDENTIFICATION

#### 1-3-1. Drive Unit






Rear Panel



#### 1-3-2. Interface Cartridge




This cartridge contains MSX-Disk BASIC on ROM and is inserted into the cartridge slot of the computer.


#### 1-4. CONNECTING THE UNIT

Notes on connection
eSet the POWER switch of the device to be connected to OFF. Connecting the
device while its power is ON may damage the internal circuitry. eWhen
disconnecting the connector or cartridge, be sure to take hold of the plug or the
cartridge. Pulling on the cord may break the wires.

-As a safety precaution, do not connect the power cord until all other
connections have been completed.




Earth wire connection



#### 1-5. INSERTING A DISK


Without opening the metal disk guard, insert the floppydisk and gently push it *in until you hear* a click.




#### 1-6. STARTING UP MSX-DISK BASIC

 $\ensuremath{\mathsf{MSX-Disk}}$  BASIC is stored in ROM (read-only memory) within the interface cartridge of HBD-50.

When the interface cartridge is inserted into the cartridge slot of the computer, Disk BASIC is started up by simply switching on the power of the disk drive unit and the computer.



- Insert the interface cartridge. Set the POWER switch of HBD-50 to ON.
- Set the POWER switch of the computer to ON. When Disk-BASIC begins operating, the following message is displayed on the screen:
- Enter the year, month, and date using two digits per entry (and connecting each entry by a hyphen) or simply press the [RETURN] key'). When the [RETURN] key is pressed, the screen will display the following message which indicates the Disk-BASIC has "signed on"



#### Precautions

Be sure to switch on the power of the drive unit before that of the computer. If the computer has been turned on first, either press the RESET button of the computer or set the POWER switch of the computer to OFF, then to ON.

1) With MSX Disk-BASIC, date data set in this situation is not used.

#### 1-7. PIN ASSIGNMENT OF THE CONNECTORS

#### Pin Assignment of the Connectors

HB720 CARTRIDGE TO FDC: IDC 34 pins connector (BOTH SIDES)

33 31 29 27 25 23 21 19 17 15 13 11 9 7 5 3 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34 32 30 28 26 24 22 20 18 16 14 12 10 8 6 4 2

Pin No.	Signal						
1	GNDD (RETURN)	10	FDC_RE	19	GNDD (RETURN)	28	FDC_D5
2	DRQ	11	GNDD (RETURN)	20	FDC_D1	29	GNDD (RETURN)
3	N.C.	12	FDC_A0	21	GNDD (RETURN)	30	FDC_D6
4	IRQ	13	GNDD (RETURN)	22	FDC_D2	31	GNDD (RETURN)
5	GNDD (RETURN)	14	FDC_A1	23	GNDD (RETURN)	32	FDC_D7
6	FDC_WE	15	GNDD (RETURN)	24	FDC_D3	33	GNDD (RETURN)
7	N.C.	16	FDC_A2	25	GNDD (RETURN)	34	RESET
8	FDC_CS	17	GNDD (RETURN)	26	FDC_D4		
9	GNDD (RETURN)	18	FDC_D0	27	GNDD (RETURN)		

- HB720 FDC TO EXT FLOPPPY DRIVE Edge card connector (34 pins)

  The pinout are the same for 5 ¼" and 3 ½" drives and the cable may have both options:

  To use with 5 ½", the connector is a card edge;

  To use with 3 ½" the connector is a 34 pin female IDC.

34 32 30 28 26 24 22 20 18 16 14 12 10 8 6 4 2


Pin No.	Signal	Pin No.	Signal	Pin No.	Signal	Pin No.	Signal
1	DISK CHANGE RESET	10	DRIVE SELECT 0	19	GNDD (RETURN)	28	WRITE PROTECT
2	DISK CHANGE	11	GNDD (RETURN)	20	STEP	29	GNDD (RETURN)
3	GNDD (RETURN)	12	DRIVE SELECT 1	21	GNDD (RETURN)	30	READ DATA
4	IN USE	13	GNDD (RETURN)	22	WRITE DATA	31	GNDD (RETURN)
5	GNDD (RETURN)	14	DRIVE SELECT 2	23	GNDD (RETURN)	32	(HEAD SELECT)
6	DRIVE SELECT 3	15	GNDD (RETURN)	24	WRITE GATE	33	GNDD (RETURN)
7	GNDD (RETURN)	16	M OT OR ON	25	GNDD (RETURN)	34	READY
8	INDEX	17	GNDD (RETURN)	26	TRACK 00	None	NONE
9	GNDD (RETURN)	18	DIRECTION	27	GNDD (RETURN)	None	NONE

### THEORY OF OPERATION

### 2-1. Cartridge Board

#### 2-1-1. Memory Map

This board cartridge uses the MSX computer cartridge slot. Addresses 4000H through 7FFFH on the memory map have been allocated to the HB720 cartridge.




#### 2-1-2. Selection by HB720 Cartridge

When the HB720 cartridge has been inserted into the MSX computer cartridge slot, addresses 4000H through 7FFFH will be selected by the cartridge connector signal CS1. In addition, U1 will AND signal SLTSL and the U6 (address decoder) output that has been inverted by U8, and will provide an output to U5 (ROM) pin CE for selection of the ROM.

#### 2-1-3. Selection by FDC Controller

Individual registers of the FDC board have been allocated to the memory space for addresses 7FF8H through 7FFFH, and are selected by address signals A0 through A2 and signal FDC\_CS.




#### 2-2. FDC Board

#### 2-2-1. Memory Map Detailed

Address Port	Write Mode of CPU	Read Mode of CPU
7FF8H	Command Register	Status Register
7FF9H	Track Register	Track Register
7FFAH	Sector Register	Sector Register
7FFBH	Data Register	Data Register
7FFCH	Side Select	Side Select
7FFDH	Drive Select	Drive Select
7FFFH	-	IRQ/DRQ Status

#### 2-2-2. Selection of Individual FDC chip Registers

Individual registers of the FDC (U4) have been allocated to addresses 7FF8H through 7FFBH, and are selected by address signals AO through A2 and signal CS.



CR (COMMAND REGISTER DR (DATA REGISTER DSR (DATA SHIFT REGISTER SCR (SECTOR REGISTER TR (TRACK REGISTER STR (STATUS REGISTER

#### REGISTER SELECTION

	CS	A 1	AO	RE = 0	WE = 0
	1	Х	Х	NON SELECT	DAL=HI-Z
	0	0	0	STR	CR
	0	0	1	TR	TR
	0	1	0	SCR	SCR
ı	0	1	1	DR	DR

O ; LOW LEVEL
1 ; HIGH LEVEL
HI-Z (HIGH IMPEDANCE)


#### 2-2-3. Operation of Individual Registers

#### > IRQ/DRQ Status - 7FFFH

٢				DAT	A BIT			
١	7	6	5	4	3	2	1	!
ſ	DRQ	IRQ					}	

IRQ will be made "0" when the completion of a command has been either concluded or terminated during process. DRQ will be made "0" when the data write/read are being requested.

#### > Drive Select - 7FFDH



#### > Side Select - 7FFCH



At "0", side 0 will be selected, and at "1", side 1 will be selected

#### > Command Register (CR) - 7FF8H

This is an 8-bit write register, where the commands that correspond to the WD2793-02 operation will be written from the processor.

With the exception of a forced interrupt command, the command writing operation takes place after completion of the previous WD2793-02 command.

#### > Status Register (STR) - 7FF8H

This is an 8-bit read register. This register indicates the WD2793-02 internal status, the command execution processed status, and the disk drive status. The significance of individual bits will vary depending on whether the command is being executed or the command execution has already been concluded.

#### Data Register (DR) - 7FFBH

This is a read/write register. In a disk reading mode, the data read of the disk will be loaded into this register. In a disk writing mode, the data that has been written earlier into this register will be written into the disk. In a seek mode, the target track address will be written this register.

#### > Track Register (TR) - 7FF9H


This is an 8-bit read/write register. The low-high transition of MR (master reset) will set TR at FFH. When TROO becomes low, TR will be made OOH.

The track number at which the head is located will usually be set in this register. At WD2793-02, this value may either be updated or not, depending on the command. In the case of a read data command or a write data command, the contents of this register will be compared with an ID field track number read of the disk, and when they coincide with each other, the read or write operation will duly be carried out.

#### > Sector Register (SCR) - 7FFAH

This is an 8-bit read/write register. In the case of a read data command or a write data command, the contents of this register will be compared with an ID field track number read of the disk, and when they coincide with each other, the read or write operation will duly be carried out.

When under a read address command, the ID field track number will be retained intact.



#### **CHAPTER 4**


Units for Capacitors and Resistors


The following units are assumed in schematic diagrams, electrical parts list and exploded views unless otherwise specified: Capacitors:pF


Resistors: ohm

### 4. HB720 Boards

#### 4.1. CARTRIDGE BOARD - PRINTED CIRCUIT BOARD & SCHEMATICS










4-2


#### **CHAPTER 4**




#### 4.2. FDC Board - PRINTED CIRCUIT BOARD & SCHEMATICS











4-4




#### SEMICONDUCTOR PIN ASSIGNMENTS 5.






0; LOW LEVEL





»V IN SN7414N .....0.9 1.7 V SN74LS14N--0.8 1.6V


M532O6P (MITSUBISHI) SN74O6N (TI) TTL INVERTER BUFFER/DRIVER WITH OPEN-COLLECTOR — TOP VIEW —



Ho;LOW LEVEL


MB74LS32 (FUJITSU) SN74LS32N (TI)


TTL 2-INPUT POSITIVE-OR GATE — TOP VIEW —






SN7407N (TI)
TTL BUFFER/DRIVER WITH OPEN-COLLECTOR
— TOP VIEW —






0 LOW LEVEL 1; HIGH LEVEL \*; OPEN COLLECTOR


MB74LS38 (FUJITSU) SN7438N (TI) SN74LS38N (TI) TTL 2-INPUT POSITIVE-NAND GATE BUFFER WITH OPEN-COLLECTOR — TOP VIEW —




Y=AB=A+B <u>A</u>\_B Y.

### SN74LS10N (TI) TTL 3-INPUT POSITIVE NAND GATE — TOP VIEW —






MB74LS74A (FUJITSU) SN74LS74AN (TI) TTL D-TYPE FLIP FLOP WITH DIRECT SET/RESET — TOP VIEW —






#### FN7494RIPEPNIAND GATE




MB74LS139 (FUJITSU) SN74LS139N (TI) TTL 2-T0-4-LINE DECOOER/DEMULTIPLEXER



—TOP VIEW —

MB74LS1 75 (FUJITSU) SN74LS175N (TI) TTL O-TYPE FLIP-FLOP WITH CLEAR — TOP




VIEW —

MB74LS244 (FUJITSU)


SN74LS244 (TIJ

TTL 3-STATE SCHMITT TRIGGER


BUFFER/DRIVER — TOP VIEW —




MB74LS245 (FUJITSU) SN74LS245N (TI) TTL BILATERAL SCHMITT TRIGGER BUS TRANSCEIVERS WITH 3-STATE OUTPUT — TOP VIEW —





HN48271 28G-25 (HITACHI) (ACCESS TIME = 250nS)
HN4827128G-30 (HITACHI) (ACCESS TIME = 300nS) HN4827128G45 (HITACHI) (ACCESS TIME = 450nS) HN40S ERASABLE AND
PROGRAMMABLE ROM 128K-BIT <16384x8) — TOP VIEW —





AO-13; ADDRESS INPUT CE; CHIP ENABLE DO-7; DATA OE I OUTPUT ENABLE PGM; PROGRAM WD2793-02 (WESTERN DIGITAL) N CHANNEL E/D MOS FLOPPY DISK FORMATTER/CONTROLLER — TOP VIEW —





REGISTER SELECTION							
CS	A 1	AO	RE = 0	WE = 0			
1	Х	X	NON	OAL = HI-Z			
0	0	0	STR	CR			
0	0	1	TR	TR			
0	1	0	SCR	SCR			
0 1 1 DR OR							
0 ;LOW LEVEL							
1 I HIGH LEVEL X : DON'T							

HB720