













#### MSP430FR2311, MSP430FR2310

SLASE58E - FEBRUARY 2016-REVISED DECEMBER 2019

# MSP430FR231x Mixed-Signal Microcontrollers

#### **Device Overview**

#### 1.1 **Features**

- Embedded microcontroller
  - 16-bit RISC architecture up to 16 MHz
  - Wide supply voltage range from 3.6 V down to 1.8 V (minimum supply voltage is restricted by SVS levels, see the SVS Specifications)
- · Optimized low-power modes (at 3 V)
  - Active mode: 126 µA/MHz
  - Standby: real-time clock (RTC) counter (LPM3.5 with 32768-Hz crystal): 0.71 μA
  - Shutdown (LPM4.5): 32 nA without SVS
- High-performance analog
  - Transimpedance amplifier (TIA) (1)
    - Current-to-voltage conversion
    - Half-rail input
    - Low-leakage negative input down to 5 pA. enabled on TSSOP16 package only
    - Rail-to-rail output
    - Multiple input selections
    - Configurable high-power and low-power modes
  - 8-channel 10-bit analog-to-digital converter (ADC)
    - Internal 1.5-V reference
    - Sample-and-hold 200 ksps
  - Enhanced comparator (eCOMP)
    - Integrated 6-bit digital-to-analog converter (DAC) as reference voltage
    - Programmable hysteresis
    - Configurable high-power and low-power modes
  - Smart analog combo (SAC-L1)
    - Supports general-purpose op amp
    - Rail-to-rail input and output
    - Multiple input selections
    - Configurable high-power and low-power
- Low-power ferroelectric RAM (FRAM)
  - Up to 3.75KB of nonvolatile memory
  - Built-in error correction code (ECC)
  - Configurable write protection
  - Unified memory of program, constants, and storage
  - 10<sup>15</sup> write cycle endurance
- (1) The transimpedance amplifier was originally given an abbreviation of TRI in descriptive text, pin names, and register names. The abbreviation has changed to TIA in all descriptive text, but pin names and register names still use TRI.

- Radiation resistant and nonmagnetic
- Intelligent digital peripherals
  - IR modulation logic
  - Two 16-bit timers with three capture/compare registers each (Timer\_B3)
  - One 16-bit counter-only RTC counter
  - 16-bit cyclic redundancy checker (CRC)
- Enhanced serial communications
  - Enhanced USCI A (eUSCI A) supports UART, IrDA, and SPI
  - Enhanced USCI B (eUSCI\_B) supports SPI and I<sup>2</sup>C with support for remap feature (see Signal Descriptions)
- Clock system (CS)
  - On-chip 32-kHz RC oscillator (REFO)
  - On-chip 16-MHz digitally controlled oscillator (DCO) with frequency locked loop (FLL)
    - ±1% accuracy with on-chip reference at room temperature
  - On-chip very low-frequency 10-kHz oscillator (VLO)
  - On-chip high-frequency modulation oscillator (MODOSC)
  - External 32-kHz crystal oscillator (LFXT)
  - External high-frequency crystal oscillator up to 16 MHz (HFXT)
  - Programmable MCLK prescalar of 1 to 128
  - SMCLK derived from MCLK with programmable prescalar of 1, 2, 4, or 8
- General input/output and pin functionality
  - 16 I/Os on 20-pin package
  - 12 interrupt pins (8 pins of P1 and 4 pins of P2) can wake MCU from LPMs
  - All I/Os are capacitive touch I/Os
- Development tools and software
  - LaunchPad™ development kit (MSP-EXP430FR2311)
  - Target development board (MSP-TS430PW20)
- Family members (also see Device Comparison)
  - MSP430FR2311: 3.75KB of program FRAM and 1KB of RAM
  - MSP430FR2310: 2KB of program FRAM and 1KB of RAM



- Package options
  - 20-pin TSSOP (PW20)

- 16-pin TSSOP (PW16)
- 16-pin VQFN (RGY16)

## 1.2 Applications

- · Smoke detectors
- Power banks
- Portable health and fitness

- Power monitoring
- Personal electronics

# 1.3 Description

The MSP430FR231x FRAM microcontrollers (MCUs) are part of the MSP430™ MCU value line sensing family. The devices integrate a configurable low-leakage transimpedance amplifier (TIA) and a general purpose operational amplifier. The MCUs feature a powerful 16-bit RISC CPU, 16-bit registers, and a constant generator that contribute to maximum code efficiency. The digitally controlled oscillator (DCO) also allows the device to wake up from low-power modes to active mode typically in less than 10 µs. The feature set of these MCUs are well suited for applications ranging from smoke detectors to portable health and fitness accessories.

The ultra-low-power MSP430FR231x MCU family consists of several devices that feature embedded nonvolatile FRAM and different sets of peripherals targeted for various sensing and measurement applications. The architecture, FRAM, and peripherals, combined with extensive low-power modes, are optimized to achieve extended battery life in portable and wireless sensing applications. FRAM is a nonvolatile memory technology that combines the speed, flexibility, and endurance of SRAM with the stability and reliability of flash at lower total power consumption.

The MSP430FR231x MCUs are supported by an extensive hardware and software ecosystem with reference designs and code examples to get your design started quickly. Development kits include the MSP-EXP430FR2311 LaunchPad<sup>™</sup> development kit and the MSP-TS430PW20 20-pin target development board. TI provides free MSP430Ware<sup>™</sup> software, which is available as a component of Code Composer Studio<sup>™</sup> IDE desktop and cloud versions within TI Resource Explorer. The MSP430 MCUs are also supported by extensive online collateral, training, and online support through the E2E<sup>™</sup> Community Forum.

For complete module descriptions, see the MSP430FR4xx and MSP430FR2xx Family User's Guide.

### Device Information<sup>(1)</sup>

| PART NUMBER       | PACKAGE    | BODY SIZE <sup>(2)</sup> |  |
|-------------------|------------|--------------------------|--|
| MSP430FR2311IPW20 | TSSOD (20) | 6 F mm 4 4 mm            |  |
| MSP430FR2310IPW20 | TSSOP (20) | 6.5 mm × 4.4 mm          |  |
| MSP430FR2311IPW16 | TCCOD (46) | 5 mm × 4.4 mm            |  |
| MSP430FR2310IPW16 | TSSOP (16) | 5 IIIII X 4.4 IIIIII     |  |
| MSP430FR2311IRGY  | VOEN (46)  | 4                        |  |
| MSP430FR2310IRGY  | VQFN (16)  | 4 mm × 3.5 mm            |  |

- (1) For the most current part, package, and ordering information, see the *Package Option Addendum* in Section 9, or see the TI website at www.ti.com.
- (2) The sizes shown here are approximations. For the package dimensions with tolerances, see the *Mechanical Data* in Section 9.

## **CAUTION**

System-level ESD protection must be applied in compliance with the device-level ESD specification to prevent electrical overstress or disturbing of data or code memory. See  $MSP430^{TM}$  System-Level ESD Considerations for more information.



## 1.4 Functional Block Diagram

Figure 1-1 shows the functional block diagram.




Figure 1-1. MSP430FR231x Functional Block Diagram

- The MCU has one main power pair of DVCC and DVSS that supplies digital and analog modules. Recommended bypass and decoupling capacitors are 4.7 μF to 10 μF and 0.1 μF, respectively, with ±5% accuracy.
- All 8 pins of P1 and 4 pins of P2 feature the pin-interrupt function and can wake the MCU from all LPMs, including LPM4, LPM3.5, and LPM4.5.
- Each Timer\_B3 has three capture/compare registers. Only CCR1 and CCR2 are externally connected.
   CCR0 registers can be used only for internal period timing and interrupt generation.
- In LPM3.5, the RTC counter and Backup memory can be functional while the rest of peripherals are
  off.
- All general-purpose I/Os can be configured as capacitive touch I/Os.



# **Table of Contents**

| 1 | Devi  | ce Overview   | . <u>1</u> | 6 | Deta  | illed Description                         | 44        |
|---|-------|---|------------|---|-------|---|-----------|
|   | 1.1   | Features  | . <u>1</u> |   | 6.1   | Overview                                  | 44        |
|   | 1.2   | Applications  | <u>2</u>   |   | 6.2   | CPU                                       | 44        |
|   | 1.3   | Description   | . <u>2</u> |   | 6.3   | Operating Modes                           | 44        |
|   | 1.4   | Functional Block Diagram  | . 3        |   | 6.4   | Interrupt Vector Addresses                | 46        |
| 2 | Revis | sion History  | 5          |   | 6.5   | Memory Organization                       | 47        |
| 3 | Devi  | ce Comparison   | 7          |   | 6.6   | Bootloader (BSL)                          | 47        |
|   | 3.1   | Related Products  | . 7        |   | 6.7   | JTAG Standard Interface                   | 48        |
| 4 | Term  | ninal Configuration and Functions   | 8          |   | 6.8   | Spy-Bi-Wire Interface (SBW)               | 48        |
|   | 4.1   | Pin Diagrams  | . 8        |   | 6.9   | FRAM                                      | 48        |
|   | 4.2   | Pin Attributes  | <u>10</u>  |   | 6.10  | Memory Protection                         | 49        |
|   | 4.3   | Signal Descriptions   | <u>12</u>  |   | 6.11  | Peripherals                               | <u>50</u> |
|   | 4.4   | Pin Multiplexing  | <u>14</u>  |   | 6.12  | Input/Output Diagrams                     | 68        |
|   | 4.5   | Buffer Type   | <u>14</u>  |   | 6.13  | Device Descriptors (TLV)                  | 72        |
|   | 4.6   | Connection of Unused Pins   | <u>14</u>  |   | 6.14  | Identification                            | 73        |
| 5 | Spec  | cifications   | <u>15</u>  | 7 | Appl  | lications, Implementation, and Layout     | 74        |
|   | 5.1   | Absolute Maximum Ratings  | <u>15</u>  |   | 7.1   | Device Connection and Layout Fundamentals | . 74      |
|   | 5.2   | ESD Ratings   | <u>15</u>  |   | 7.2   | Peripheral- and Interface-Specific Design |           |
|   | 5.3   | Recommended Operating Conditions  | <u>15</u>  |   |       | Information                               | _         |
|   | 5.4   | Active Mode Supply Current Into V <sub>CC</sub> Excluding                                       |            |   | 7.3   | Typical Applications                      |           |
|   |       | External Current  |            | 8 | Devi  | ce and Documentation Support              | 79        |
|   | 5.5   | Active Mode Supply Current Per MHz  | <u>16</u>  |   | 8.1   | Getting Started                           | 79        |
|   | 5.6   | Low-Power Mode LPM0 Supply Currents Into V <sub>CC</sub>  | 40         |   | 8.2   | Device Nomenclature                       | 79        |
|   | 5.7   | Excluding External Current.   | _          |   | 8.3   | Tools and Software                        | 80        |
|   | 5.7   | Low-Power Mode LPM3 and LPM4 Supply Currents (Into V <sub>CC</sub> ) Excluding External Current |            |   | 8.4   | Documentation Support                     | 82        |
|   | 5.8   | Low-Power Mode LPMx.5 Supply Currents (Into   |            |   | 8.5   | Related Links                             | 83        |
|   |       | V <sub>CC</sub> ) Excluding External Current  | 18         |   | 8.6   | Community Resources                       | 83        |
|   | 5.9   | Production Distribution of LPM Supply Currents  | 19         |   | 8.7   | Trademarks                                | 83        |
|   | 5.10  | Typical Characteristics – Current Consumption Per   |            |   | 8.8   | Electrostatic Discharge Caution           | 83        |
|   |       | Module  | <u>20</u>  |   | 8.9   | Glossary                                  | 83        |
|   | 5.11  | Thermal Resistance Characteristics  | <u>20</u>  | 9 |       | hanical, Packaging, and Orderable         |           |
|   | 5.12  | Timing and Switching Characteristics  | <u>21</u>  |   | Infor | mation                                    | 84        |
|   |       |   |            |   |       |   |           |



# 2 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from revision D to revision E

| Chang | ges from August 29, 2018 to December 9, 2019  | Page   |
|-------|---|--|
|       | Updated Section 3.1, Related Products Changed the note that begins "Supply voltage changes faster than 0.2 V/μs can trigger a BOR reset" in Section 5.3, Recommended Operating Conditions Added the note that begins "TI recommends that power to the DVCC pin must not exceed the limits" in Section 5.3, Recommended Operating Conditions Changed the note that begins "A capacitor tolerance of ±20% or better is required" in Section 5.3, Recommended Operating Conditions Combined former sections 5.8 and 5.10 to Section 5.9, Production Distribution of LPM Supply Currents Corrected "SVS Enabled" test condition on Figure 5-2, LPM3.5 Supply Current vs Temperature Added the note "See MSP430 32-kHz Crystal Oscillators for details on crystal section, layout, and testing" to Table 5-3, XT1 Crystal Oscillator (Low Frequency) Changed the note that begins "Requires external capacitors at both terminals" in Table 5-3, XT1 Crystal Oscillator (Low Frequency) Added the t <sub>TB,Cap</sub> parameter in Table 5-13, Timer_B. Changed the parameter symbol from R <sub>1</sub> to R <sub>1,MUX</sub> in Table 5-20, ADC, Power Supply and Input Range Conditions Corrected the test conditions for the R <sub>1,MUX</sub> parameter in Table 5-20, ADC, Power Supply and Input Range Conditions Added R <sub>1,Misc</sub> TYP value of 34 kΩ in Table 5-20, ADC, Power Supply and Input Range Conditions Added formula for R <sub>1</sub> in Table 5-21, ADC, 10-Bit Timing Parameters. Added formula for R <sub>1</sub> in Table 5-21, ADC, 10-Bit Timing Parameters. Added Timing Parameters Added from RTCCLK to RTCCKSEL in Table 6-8, Clock Distribution Corrected bitfield from RTCSLK to RTCCKSEL in Table 6-8, Clock Distribution Corrected bitfield from IRDSEL to IRDSSEL in Section 6.11.8, Timers (Timer0_B3, Timer1_B3), in the description that starts "The interconnection of Timer0_B3 and" Added P1SELC information in Table 6-31, Port P1, P2 Registers (Base Address: 0200h) Added P2SELC information in Table 6-46, Device Descriptors | 15 15 15 19 23 30 36 36 36 36 51 54 65 65        |
|       | Changes from revision C to revision D   |  |
| Chang | ges from September 12, 2017 to August 28, 2018  | Page   |
| •     | Updated Section 3.1, Related Products  Combined former sections 5.8 and 5.10 to Section 5.9, Production Distribution of LPM Supply Currents  Added note to V <sub>SVSH</sub> . and V <sub>SVSH</sub> . parameters in Table 5-1, PMM, SVS and BOR.  Added the t <sub>TB,cap</sub> parameter in Table 5-13, Timer_B.  Corrected ADCINCHx column heading in Table 6-16, ADC Channel Connections  Updated text and figure in Section 8.2, Device Nomenclature.  | <u>19</u><br><u>21</u><br><u>30</u><br><u>58</u> |
|       | Changes from revision B to revision C   |  |
| Chang | ges from June 1, 2016 to September 11, 2017   | Page   |
| •     | Corrected the current in the "Shutdown (LPM4.5)" features list item  Low-leakage input improved from 50 pA to 5 pA based on test data  Added Section 3.1, Related Products  Combined former sections 5.8 and 5.10 to Section 5.9, Production Distribution of LPM Supply Currents  Added the t <sub>TB,cap</sub> parameter in Table 5-13, Timer_B  Removed ADCDIV from the formula for the TYP value in the second row of the t <sub>CONVERT</sub> parameter in Table 5-21, ADC, 10-Bit Timing Parameters (removed because ADCCLK is after division).  Changed the entries for eUSCI_A0 and eUSCI_B0 in the LPM3 column from Off to Optional in Table 6-1,   | $\frac{1}{7}$ $\frac{19}{30}$                    |



| •    | Added the sentence that begins "This device supports blank device detection" in Section 6.6, Bootloader (BSL).  Added the note "Controlled by the RTCCLK bit in the SYSCFG2 register" on Table 6-8, Clock Distribution  Added Figure 6-1, Clock Distribution Block Diagram  | <u>47</u><br><u>51</u><br><u>55</u><br><u>64</u> |
|------|---|--|
|      | Changes from revision A to revision B   |  |
| Chan | ges from March 30, 2016 to May 31, 2016   | Page   |
| •    | Changed device status from PRODUCT PREVIEW to PRODUCTION DATA  Changed the value of f <sub>XT1</sub> in the table note that starts "Low-power mode 4, VLO,"  Combined former sections 5.8 and 5.10 to Section 5.9, Production Distribution of LPM Supply Currents  Added Test Conditions to module Timer_B in Section 5.10, Typical Characteristics – Current Consumption Per Module  Added "16 MHz" to the parameter description of t <sub>FLL, lock</sub> in Table 5-5, DCO FLL  Added the t <sub>TB,cap</sub> parameter in Table 5-13, Timer_B.  Removed ±3°C from calibration temperatures in the table note that starts "The device descriptor structure contains calibration values"  Changed the unit on the E <sub>NI</sub> parameter in Table 5-24, SACO (SAC-L1, OA)  Changed the unit on the E <sub>NI</sub> parameter in Table 5-25, TIAO | 17<br>19<br>25<br>30<br>37                       |
|      | Changes from initial release to revision A  |  |
| Chan | ges from February 23, 2016 to March 29, 2016  | Page   |
| •    | Throughout document, changed the name of the TIA module from TRI0 to TIA0   | <u>16</u><br><u>19</u><br><u>30</u>              |
| •    | Changed the TYP value of the PSRR parameter with Test Conditions of "TRIPM = 0" from 70 dB to 80 dB in Table 5-25, <i>TIA0</i>  | . 40   |



# 3 Device Comparison

Table 3-1 summarizes the features of the available family members.

Table 3-1. Device Comparison<sup>(1)</sup> (2)

| DEVICE            | PROGRAM<br>FRAM (KB) | SRAM<br>(Bytes) | TB0, TB1                | eUSCI_A | eUSCI_B | 10-BIT ADC<br>CHANNELS | SAC0<br>(OA) | TIA0 | eCOMP0 | 1/0 | PACKAGE          |
|-------------------|----------------------|-----------------|-------------------------|---------|---------|------------------------|--------------|------|--------|-----|------------------|
| MSP430FR2311IPW20 | 3.75                 | 1024            | 3 CCR <sup>(3)</sup>    | 1       | 1       | 8                      | 1            | 1    | 1      | 16  | 20 PW<br>(TSSOP) |
| MSP430FR2310IPW20 | 2                    | 1024            | 3 CCR <sup>(3)</sup>    | 1       | 1       | 8                      | 1            | 1    | 1      | 16  | 20 PW<br>(TSSOP) |
| MSP430FR2311IPW16 | 3.75                 | 1024            | 3 CCR <sup>(3)(4)</sup> | 1       | 1       | 8                      | 1            | 1    | 1      | 11  | 16 PW<br>(TSSOP) |
| MSP430FR2310IPW16 | 2                    | 1024            | 3 CCR <sup>(3)(4)</sup> | 1       | 1       | 8                      | 1            | 1    | 1      | 11  | 16 PW<br>(TSSOP) |
| MSP430FR2311IRGY  | 3.75                 | 1024            | 3 CCR <sup>(3)</sup>    | 1       | 1       | 8                      | 1            | 1    | 1      | 12  | 16 RGY<br>(VQFN) |
| MSP430FR2310IRGY  | 2                    | 1024            | 3 CCR <sup>(3)</sup>    | 1       | 1       | 8                      | 1            | 1    | 1      | 12  | 16 RGY<br>(VQFN) |

<sup>(1)</sup> For the most current device, package, and ordering information, see the *Package Option Addendum* in Section 9, or see the TI website at www.ti.com.

#### 3.1 Related Products

For information about other devices in this family of products or related products, see the following links.

#### TI 16-bit and 32-bit microcontrollers

High-performance, low-power solutions to enable the autonomous future

#### Products for MSP430 ultra-low-power sensing & measurement MCUs

One platform. One ecosystem. Endless possibilities.

#### Companion products for MSP430FR2311

Review products that are frequently purchased or used with this product.

### Reference designs for MSP430FR2311

Find reference designs leveraging the best in TI technology – from analog and power management to embedded processors

<sup>(2)</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/packaging.

<sup>(3)</sup> A CCR register is a configurable register that provides internal and external capture or compare inputs, or internal and external PWM outputs.

<sup>(4)</sup> TB1 provides only one external connection (TB1.1) on this package.

# 4 Terminal Configuration and Functions

# 4.1 Pin Diagrams

Figure 4-1 shows the pinout of the 20-pin PW package.




Figure 4-1. 20-Pin PW (TSSOP) (Top View)

Figure 4-2 shows the pinout of the 16-pin PW package.




Figure 4-2. 16-Pin PW (TSSOP) (Top View)

Figure 4-3 shows the pinout of the 16-pin RGY package.




Figure 4-3. 16-Pin RGY (VQFN) (Top View)



#### 4.2 **Pin Attributes**

Table 4-1 lists the attributes of all pins.

Table 4-1. Pin Attributes

| Р    | IN NUMBE | R    | (4) (0)                        | SIGNAL              | (4)                        |              | RESET STATE              |        |      |     |
|------|----------|------|--------------------------------|---------------------|----------------------------|--------------|--------------------------|--------|------|-----|
| PW20 | RGY      | PW16 | SIGNAL NAME <sup>(1)</sup> (2) | TYPE <sup>(3)</sup> | BUFFER TYPE <sup>(4)</sup> | POWER SOURCE | AFTER BOR <sup>(5)</sup> |        |      |     |
|      |          |      | P1.1 (RD)                      | I/O                 | LVCMOS                     | DVCC         | OFF                      |        |      |     |
|      |          |      | UCB0CLK                        | I/O                 | LVCMOS                     | DVCC         | N/A                      |        |      |     |
| 1    | 1        | 1    | ACLK                           | 0                   | LVCMOS                     | DVCC         | N/A                      |        |      |     |
|      |          |      | C1                             | I                   | Analog                     | DVCC         | N/A                      |        |      |     |
|      |          |      | A1                             | I                   | Analog                     | DVCC         | N/A                      |        |      |     |
|      |          |      | P1.0 (RD)                      | I/O                 | LVCMOS                     | DVCC         | OFF                      |        |      |     |
|      |          |      | UCB0STE                        | I/O                 | LVCMOS                     | DVCC         | N/A                      |        |      |     |
| 2    | 0        | 0    | SMCLK                          | 0                   | LVCMOS                     | DVCC         | N/A                      |        |      |     |
| 2    | 2        | 2    | C0                             | I                   | Analog                     | DVCC         | N/A                      |        |      |     |
|      |          |      | A0                             | I                   | Analog                     | DVCC         | N/A                      |        |      |     |
|      |          |      | Veref+                         | I                   | Power                      | DVCC         | N/A                      |        |      |     |
| 2    | 3        | 3    | TEST (RD)                      | 1                   | LVCMOS                     | DVCC         | OFF                      |        |      |     |
| 3    | 3        | 3    | SBWTCK                         | 1                   | LVCMOS                     | DVCC         | N/A                      |        |      |     |
|      |          |      | RST (RD)                       | I/O                 | LVCMOS                     | DVCC         | OFF                      |        |      |     |
| 4    | 4 4      | 4    | NMI                            | Ι                   | LVCMOS                     | DVCC         | N/A                      |        |      |     |
|      |          |      | SBWTDIO                        | I/O                 | LVCMOS                     | DVCC         | N/A                      |        |      |     |
| 5    | 5        | 5    | DVCC                           | Р                   | Power                      | DVCC         | N/A                      |        |      |     |
| 6    | 6        | 6    | DVSS                           | Р                   | Power                      | DVCC         | N/A                      |        |      |     |
|      |          |      | P2.7 (RD)                      | I/O                 | LVCMOS                     | DVCC         | OFF                      |        |      |     |
| 7    | 7        | 7    | 7                              | 7                   | 7                          | TB0CLK       | _                        | LVCMOS | DVCC | N/A |
|      |          |      | XIN                            | 1                   | LVCMOS                     | DVCC         | N/A                      |        |      |     |
|      |          |      | P2.6 (RD)                      | I/O                 | LVCMOS                     | DVCC         | OFF                      |        |      |     |
| 8    | 8        | 8    | 8                              | 8                   | MCLK                       | 0            | LVCMOS                   | DVCC   | N/A  |     |
|      |          |      | XOUT                           | 0                   | LVCMOS                     | DVCC         | N/A                      |        |      |     |
|      |          |      | P2.5 (RD)                      | I/O                 | LVCMOS                     | DVCC         | OFF                      |        |      |     |
| 9    | _        | _    | UCB0SOMI                       | I/O                 | LVCMOS                     | DVCC         | N/A                      |        |      |     |
|      |          |      | UCB0SCL                        | I/O                 | LVCMOS                     | DVCC         | N/A                      |        |      |     |
|      |          |      | P2.4 (RD)                      | I/O                 | LVCMOS                     | DVCC         | OFF                      |        |      |     |
| 10   | _        | _    | UCB0SIMO                       | I/O                 | LVCMOS                     | DVCC         | N/A                      |        |      |     |
|      |          |      | UCB0SDA                        | I/O                 | LVCMOS                     | DVCC         | N/A                      |        |      |     |
|      |          |      | P2.3 (RD)                      | I/O                 | LVCMOS                     | DVCC         | OFF                      |        |      |     |
| 11   | _        | _    | UCB0CLK                        | I/O                 | LVCMOS                     | DVCC         | N/A                      |        |      |     |
|      |          |      | TB1TRG                         | Ι                   | LVCMOS                     | DVCC         | N/A                      |        |      |     |
|      |          |      | P2.2 (RD)                      | I/O                 | LVCMOS                     | DVCC         | OFF                      |        |      |     |
| 12   | _        | _    | UCB0STE                        | I/O                 | LVCMOS                     | DVCC         | N/A                      |        |      |     |
|      |          |      | TB1CLK                         | 1                   | LVCMOS                     | DVCC         | N/A                      |        |      |     |
| 13   | 9        | _    | P2.1(RD)                       | I/O                 | LVCMOS                     | DVCC         | OFF                      |        |      |     |
| 13   | 3        | _    | TB1.2                          | I/O                 | LVCMOS                     | DVCC         | N/A                      |        |      |     |

Signals names with (RD) denote the reset default pin name.

To determine the pin mux encodings for each pin, see Section 6.12, *Input/Output Diagrams*. Signal Types: I = Input, O = Output, I/O = Input or Output.

Buffer Types: LVCMOS, Analog, or Power

Reset States:

OFF = High-impedance input with pullup or pulldown disabled (if available) N/A = Not applicable

Table 4-1. Pin Attributes (continued)

| Р    | PIN NUMBER |      | (4) (2)                        | SIGNAL              |                            |              | RESET STATE              |        |      |     |
|------|------------|------|--------------------------------|---------------------|----------------------------|--------------|--------------------------|--------|------|-----|
| PW20 | RGY        | PW16 | SIGNAL NAME <sup>(1)</sup> (2) | TYPE <sup>(3)</sup> | BUFFER TYPE <sup>(4)</sup> | POWER SOURCE | AFTER BOR <sup>(5)</sup> |        |      |     |
|      |            |      | P2.0 (RD)                      | I/O                 | LVCMOS                     | DVCC         | OFF                      |        |      |     |
| 14   | 10         | 9    | TB1.1                          | I/O                 | LVCMOS                     | DVCC         | N/A                      |        |      |     |
|      |            |      | COUT                           | 0                   | LVCMOS                     | DVCC         | N/A                      |        |      |     |
|      |            |      | P1.7 (RD)                      | I/O                 | LVCMOS                     | DVCC         | OFF                      |        |      |     |
|      |            |      | UCA0TXD                        | 0                   | LVCMOS                     | DVCC         | N/A                      |        |      |     |
|      |            |      | UCA0SIMO                       | I/O                 | LVCMOS                     | DVCC         | N/A                      |        |      |     |
| 4.5  |            | 4.0  | TB0.2                          | I/O                 | LVCMOS                     | DVCC         | N/A                      |        |      |     |
| 15   | 11         | 10   | TDO                            | 0                   | LVCMOS                     | DVCC         | N/A                      |        |      |     |
|      |            |      | TRI0+                          | I                   | Analog                     | DVCC         | N/A                      |        |      |     |
|      |            |      | A7                             | I                   | Analog                     | DVCC         | N/A                      |        |      |     |
|      |            |      | VREF+                          | 0                   | Power                      | DVCC         | N/A                      |        |      |     |
|      |            |      | P1.6 (RD)                      | I/O                 | LVCMOS                     | DVCC         | OFF                      |        |      |     |
|      |            |      | UCA0RXD                        | I                   | LVCMOS                     | DVCC         | N/A                      |        |      |     |
|      |            |      | UCA0SOMI                       | I/O                 | LVCMOS                     | DVCC         | N/A                      |        |      |     |
|      |            |      | TB0.1                          | I/O                 | LVCMOS                     | DVCC         | N/A                      |        |      |     |
| 16   | 12         | 11   | TDI                            | I                   | LVCMOS                     | DVCC         | N/A                      |        |      |     |
|      |            |      | TCLK                           | I                   | LVCMOS                     | DVCC         | N/A                      |        |      |     |
|      |            |      | TRI0- <sup>(6)</sup>           | I                   | Analog                     | DVCC         | N/A                      |        |      |     |
|      |            |      | A6                             | I                   | Analog                     | DVCC         | N/A                      |        |      |     |
| _    | _          | 12   | TRI0-                          | I                   | Analog                     | DVCC         | N/A                      |        |      |     |
|      |            |      | P1.5 (RD)                      | I/O                 | LVCMOS                     | DVCC         | OFF                      |        |      |     |
|      |            |      | UCA0CLK                        | I/O                 | LVCMOS                     | DVCC         | N/A                      |        |      |     |
| 17   | 13         | 13   | TMS                            | I                   | LVCMOS                     | DVCC         | N/A                      |        |      |     |
|      |            |      |                                |                     | TRI0O                      | 0            | Analog                   | DVCC   | N/A  |     |
|      |            |      | A5                             | I                   | Analog                     | DVCC         | N/A                      |        |      |     |
|      |            |      | P1.4 (RD)                      | I/O                 | LVCMOS                     | DVCC         | OFF                      |        |      |     |
|      |            |      |                                |                     |                            | UCA0STE      | I/O                      | LVCMOS | DVCC | N/A |
| 18   | 14         | 14   | TCK                            | I                   | LVCMOS                     | DVCC         | N/A                      |        |      |     |
|      |            |      | OA0+                           | I                   | Analog                     | DVCC         | N/A                      |        |      |     |
|      |            |      | A4                             | I                   | Analog                     | DVCC         | N/A                      |        |      |     |
|      |            |      | P1.3 (RD)                      | I/O                 | LVCMOS                     | DVCC         | OFF                      |        |      |     |
|      |            |      | UCB0SOMI                       | I/O                 | LVCMOS                     | DVCC         | N/A                      |        |      |     |
| 19   | 15         | 15   | UCB0SCL                        | I/O                 | LVCMOS                     | DVCC         | N/A                      |        |      |     |
|      |            |      | OA0O                           | 0                   | Analog                     | DVCC         | N/A                      |        |      |     |
|      |            |      | A3                             | I                   | Analog                     | DVCC         | N/A                      |        |      |     |
|      |            |      | P1.2 (RD)                      | I/O                 | LVCMOS                     | DVCC         | OFF                      |        |      |     |
|      |            |      | UCB0SIMO                       | I/O                 | LVCMOS                     | DVCC         | N/A                      |        |      |     |
|      |            |      | UCB0SDA                        | I/O                 | LVCMOS                     | DVCC         | N/A                      |        |      |     |
| 20   | 16         | 16   | TB0TRG                         | I                   | LVCMOS                     | DVCC         | N/A                      |        |      |     |
|      |            |      | OA0-                           | I                   | Analog                     | DVCC         | N/A                      |        |      |     |
|      |            |      | A2                             | I                   | Analog                     | DVCC         | N/A                      |        |      |     |
|      |            |      | Veref-                         | 1                   | Power                      | DVCC         | N/A                      |        |      |     |

<sup>(6)</sup> Not available on TSSOP-16 package



# 4.3 Signal Descriptions

Table 4-2 describes the signals for all device variants and package options.

**Table 4-2. Signal Descriptions** 

| FUNCTION |             | PIN NUMBER |     |      |          | DECORPORA   |  |
|----------|-------------|------------|-----|------|----------|---|--|
| FUNCTION | SIGNAL NAME | PW20       | RGY | PW16 | PIN TYPE | DESCRIPTION   |  |
|          | A0          | 2          | 2   | 2    | 1        | Analog input A0   |  |
|          | A1          | 1          | 1   | 1    | I        | Analog input A1   |  |
|          | A2          | 20         | 16  | 16   | I        | Analog input A2   |  |
|          | A3          | 19         | 15  | 15   | I        | Analog input A3   |  |
| ADC      | A4          | 18         | 14  | 14   | I        | Analog input A4   |  |
| ADC      | A5          | 17         | 13  | 13   | I        | Analog input A5   |  |
|          | A6          | 16         | 12  | 11   | I        | Analog input A6   |  |
|          | A7          | 15         | 11  | 10   | I        | Analog input A7   |  |
|          | Veref+      | 2          | 2   | 2    | I        | ADC positive reference  |  |
|          | Veref-      | 20         | 16  | 16   | I        | ADC negative reference  |  |
|          | C0          | 2          | 2   | 2    | I        | Comparator input channel C0                                   |  |
| eCOMP0   | C1          | 1          | 1   | 1    | - 1      | Comparator input channel C1                                   |  |
|          | COUT        | 14         | 10  | 9    | 0        | Comparator output channel COUT                                |  |
|          | TRI0+       | 15         | 11  | 10   | - 1      | TIA0 positive input   |  |
| TIA0     | TRI0-       | 16         | 12  | 12   | I        | TIA0 negative input   |  |
|          | TRI0O       | 17         | 13  | 13   | 0        | TIA0 output   |  |
|          | OA0+        | 18         | 14  | 14   | I        | SAC0, OA positive input                                       |  |
| SAC0     | OA0-        | 20         | 16  | 16   | - 1      | SAC0, OA negative input                                       |  |
|          | OA0O        | 19         | 15  | 15   | 0        | SAC0, OA output   |  |
|          | ACLK        | 1          | 1   | 1    | 0        | ACLK output   |  |
|          | MCLK        | 8          | 8   | 8    | 0        | MCLK output   |  |
| Clock    | SMCLK       | 2          | 2   | 2    | 0        | SMCLK output  |  |
|          | XIN         | 7          | 7   | 7    | I        | Input terminal for crystal oscillator                         |  |
|          | XOUT        | 8          | 8   | 8    | 0        | Output terminal for crystal oscillator                        |  |
|          | SBWTCK      | 3          | 3   | 3    | I        | Spy-Bi-Wire input clock                                       |  |
|          | SBWTDIO     | 4          | 4   | 4    | I/O      | Spy-Bi-Wire data input/output                                 |  |
|          | TCK         | 18         | 14  | 14   | I        | Test clock  |  |
| Dahua    | TCLK        | 16         | 12  | 11   | I        | Test clock input  |  |
| Debug    | TDI         | 16         | 12  | 11   | I        | Test data input   |  |
|          | TDO         | 15         | 11  | 10   | 0        | Test data output  |  |
|          | TMS         | 17         | 13  | 13   | I        | Test mode select  |  |
|          | TEST        | 3          | 3   | 3    | 1        | Test Mode pin – selected digital I/O on JTAG pins             |  |
| Custom   | NMI         | 4          | 4   | 4    | 1        | Nonmaskable interrupt input                                   |  |
| System   | RST         | 4          | 4   | 4    | I/O      | Reset input, active-low                                       |  |
|          | DVCC        | 5          | 5   | 5    | Р        | Power supply  |  |
| Power    | DVSS        | 6          | 6   | 6    | Р        | Power ground  |  |
|          | VREF+       | 15         | 11  | 10   | Р        | Output of positive reference voltage with ground as reference |  |



# **Table 4-2. Signal Descriptions (continued)**

|          | PIN NUMBER              |      | ED  | •    |          |  |  |
|----------|-------------------------|------|-----|------|----------|--|--|
| FUNCTION | SIGNAL NAME             | PW20 | RGY | PW16 | PIN TYPE | DESCRIPTION  |  |
|          | P1.1                    | 1    | 1   | 1    | I/O      | General-purpose I/O  |  |
|          | P1.2                    | 20   | 16  | 16   | I/O      | General-purpose I/O  |  |
|          | P1.3                    | 19   | 12  | 15   | I/O      | General-purpose I/O  |  |
|          | P1.4                    | 18   | 14  | 14   | I/O      | General-purpose I/O (1)                                    |  |
|          | P1.5                    | 17   | 13  | 13   | I/O      | General-purpose I/O (1)                                    |  |
|          | P1.6                    | 16   | 12  | 11   | I/O      | General-purpose I/O <sup>(1)</sup>                         |  |
|          | P1.7                    | 15   | 11  | 10   | I/O      | General-purpose I/O <sup>(1)</sup>                         |  |
| GPIO     | P2.0                    | 14   | 10  | 9    | I/O      | General-purpose I/O  |  |
|          | P2.1                    | 13   | 9   | _    | I/O      | General-purpose I/O  |  |
|          | P2.2                    | 12   | _   | _    | I/O      | General-purpose I/O  |  |
|          | P2.3                    | 11   | -   | _    | I/O      | General-purpose I/O  |  |
|          | P2.4                    | 10   | -   | _    | I/O      | General-purpose I/O  |  |
|          | P2.5                    | 9    | _   | _    | I/O      | General-purpose I/O  |  |
|          | P2.6                    | 8    | 8   | 8    | I/O      | General-purpose I/O  |  |
|          | P2.7                    | 7    | 7   | 7    | I/O      | General-purpose I/O  |  |
|          | UCB0SCL                 | 19   | 15  | 15   | I/O      | eUSCI_B0 I <sup>2</sup> C clock                            |  |
|          | UCB0SDA                 | 20   | 16  | 16   | I/O      | eUSCI_B0 I <sup>2</sup> C data                             |  |
| I2C      | UCB0SCL <sup>(2)</sup>  | 9    | _   | _    | I/O      | eUSCI_B0 I <sup>2</sup> C clock                            |  |
|          | UCB0SDA <sup>(2)</sup>  | 10   | _   | _    | I/O      | eUSCI_B0 I <sup>2</sup> C data                             |  |
|          | UCA0STE                 | 18   | 14  | 14   | I/O      | eUSCI_A0 SPI slave transmit enable                         |  |
|          | UCA0CLK                 | 17   | 13  | 13   | I/O      | eUSCI_A0 SPI clock input/output                            |  |
|          | UCA0SOMI                | 16   | 12  | 11   | I/O      | eUSCI_A0 SPI slave out/master in                           |  |
|          | UCA0SIMO                | 15   | 11  | 10   | I/O      | eUSCI_A0 SPI slave in/master out                           |  |
|          | UCB0STE                 | 2    | 2   | 2    | I/O      | eUSCI_B0 slave transmit enable                             |  |
| ODI      | UCB0CLK                 | 1    | 1   | 1    | I/O      | eUSCI_B0 clock input/output                                |  |
| SPI      | UCB0SIMO                | 20   | 16  | 16   | I/O      | eUSCI_B0 SPI slave in/master out                           |  |
|          | UCB0SOMI                | 19   | 15  | 15   | I/O      | eUSCI_B0 SPI slave out/master in                           |  |
|          | UCB0STE <sup>(2)</sup>  | 12   | _   | _    | I/O      | eUSCI_B0 slave transmit enable                             |  |
|          | UCB0CLK <sup>(2)</sup>  | 11   | -   | _    | I/O      | eUSCI_B0 clock input/output                                |  |
|          | UCB0SIMO <sup>(2)</sup> | 10   | -   | _    | I/O      | eUSCI_B0 SPI slave in/master out                           |  |
|          | UCB0SOMI <sup>(2)</sup> | 9    | -   | _    | I/O      | eUSCI_B0 SPI slave out/master in                           |  |
| LIADT    | UCA0RXD                 | 16   | 12  | 11   | I        | eUSCI_A0 UART receive data                                 |  |
| UART     | UCA0TXD                 | 15   | 11  | 10   | 0        | eUSCI_A0 UART transmit data                                |  |
|          | TB0.1                   | 16   | 12  | 11   | I/O      | Timer TB0 CCR1 capture: CCl1A input, compare: Out1 outputs |  |
|          | TB0.2                   | 15   | 11  | 10   | I/O      | Timer TB0 CCR2 capture: CCl2A input, compare: Out2 outputs |  |
|          | TB0CLK                  | 7    | 7   | 7    | I        | Timer clock input TBCLK for TB0                            |  |
| Times D  | TB0TRG                  | 20   | 16  | 16   | I        | TB0 external trigger input for TB0OUTH                     |  |
| Timer_B  | TB1.1                   | 14   | 10  | 9    | I/O      | Timer TB1 CCR1 capture: CCI1A input, compare: Out1 outputs |  |
|          | TB1.2                   | 13   | 9   | -    | I/O      | Timer TB1 CCR2 capture: CCl2A input, compare: Out2 outputs |  |
|          | TB1CLK                  | 12   | -   | -    | ı        | Timer clock input TBCLK for TB1                            |  |
|          | TB1TRG                  | 11   | -   | -    | I        | TB1 external trigger input for TB1OUTH                     |  |

<sup>(1)</sup> Because this pin is multiplexed with the JTAG function, TI recommends disabling the pin interrupt function while in JTAG debug to prevent collisions.

prevent collisions.

(2) This is the remapped functionality controlled by the USCIBRMP bit of the SYSCFG2 register. Only one selected port is valid at any time.

#### Table 4-2. Signal Descriptions (continued)

| FUNCTION | SIGNAL NAME      | PII  | NUMB | ER | PIN TYPE | DESCRIPTION   |  |
|----------|------------------|------|------|----|----------|---|--|
| FUNCTION | SIGNAL NAME      | PW20 |      |    | PINITE   | DESCRIPTION   |  |
| VQFN Pad | VQFN Thermal pad | _    | Pad  | -  |          | VQFN package exposed thermal pad. TI recommends connection to V <sub>SS</sub> . |  |

#### NOTE

Functions shared with the four JTAG pins cannot be debugged if 4-wire JTAG is used for debug.

# 4.4 Pin Multiplexing

Pin multiplexing for these devices is controlled by both register settings and operating modes (for example, if the device is in test mode). For details of the settings for each pin and schematics of the multiplexed ports, see Section 6.12.

# 4.5 Buffer Type

Table 4-3 defines the pin buffer types that are listed in Table 4-1.

#### Table 4-3. Buffer Type

| BUFFER TYPE<br>(STANDARD) | NOMINAL<br>VOLTAGE | HYSTERESIS       | PU OR PD     | NOMINAL<br>PU OR PD<br>STRENGTH<br>(μA) | OUTPUT<br>DRIVE<br>STRENGTH<br>(mA) | OTHER<br>CHARACTERISTICS                     |
|---------------------------|--------------------|------------------|--------------|---|-------------------------------------|--|
| LVCMOS                    | 3.0 V              | Y <sup>(1)</sup> | Programmable | See<br>Section 5.12.4                   | See<br>Section 5.12.4.1             |  |
| Analog                    | 3.0 V              | N                | N            | N/A                                     | N/A                                 | See analog modules in Section 5 for details. |
| Power (DVCC)              | 3.0 V              | N                | N            | N/A                                     | N/A                                 | SVS enables hysteresis on DVCC.              |
| Power (AVCC)              | 3.0 V              | N                | N            | N/A                                     | N/A                                 |  |

<sup>(1)</sup> Only for input pins.

#### 4.6 Connection of Unused Pins

Table 4-4 shows the correct termination of unused pins.

### Table 4-4. Connection of Unused Pins<sup>(1)</sup>

| PIN          | POTENTIAL | COMMENT  |
|--------------|-----------|--|
| Px.0 to Px.7 | Open      | Set to port function, output direction (PxDIR.n = 1)                                     |
| RST/NMI      | DVCC      | 47-kΩ pullup or internal pullup selected with 10-nF (or 1.1-nF <sup>(2)</sup> ) pulldown |
| TEST         | Open      | This pin always has an internal pulldown enabled.  |
| TRI0-        | Open      | This pin is a high-impedance output.   |

<sup>(1)</sup> Any unused pin with a secondary function that is shared with general-purpose I/O should follow the Px.0 to Px.7 unused pin connection guidelines.

<sup>(2)</sup> The pulldown capacitor should not exceed 1.1 nF when using devices with Spy-Bi-Wire interface in Spy-Bi-Wire mode with TI tools like FET interfaces or GANG programmers. TI recommends a 1-nF capacitor to enable high-speed SBW communication.



# 5 Specifications

# 5.1 Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

|  | MIN  | MAX                                  | UNIT |
|--|------|--------------------------------------|------|
| Voltage applied at DVCC pin to V <sub>SS</sub>       | -0.3 | 4.1                                  | V    |
| Voltage applied to any pin (2)                       | -0.3 | V <sub>CC</sub> + 0.3<br>(4.1 V Max) | V    |
| Diode current at any device pin                      |      | ±2                                   | mA   |
| Maximum junction temperature, T <sub>J</sub>         |      | 85                                   | °C   |
| Storage temperature, T <sub>stg</sub> <sup>(3)</sup> | -40  | 125                                  | °C   |

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages referenced to V<sub>SS</sub>.

## 5.2 ESD Ratings

|                    |                         |   | VALUE | UNIT |
|--------------------|-------------------------|---|-------|------|
| V                  | Flootroototic discharge | Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)              | ±1000 | \/   |
| V <sub>(ESD)</sub> | Electrostatic discharge | Charged-device model (CDM), per JEDEC specification JESD22-C101 (2) | ±250  | V    |

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions. Pins listed as ±1000 V may actually have higher performance.

# 5.3 Recommended Operating Conditions

|                    |  |  | MIN | NOM | MAX                               | UNIT |
|--------------------|--|--|-----|-----|-----------------------------------|------|
| V <sub>CC</sub>    | Supply voltage applied at DVCC pin <sup>(1)(2)(3)(4)</sup> |  | 1.8 |     | 3.6                               | V    |
| $V_{SS}$           | Supply voltage applied at DVSS pin                         |  |     | 0   |                                   | V    |
| T <sub>A</sub>     | Operating free-air temperature                             | Operating free-air temperature                     |     |     | 85                                | °C   |
| TJ                 | Operating junction temperature                             |  |     |     | 85                                | °C   |
| C <sub>DVCC</sub>  | Recommended capacitor at DVCC <sup>(5)</sup>               |  |     | 10  |                                   | μF   |
|                    | Down (and (and (and (and (and (and (and (an                | No FRAM wait states (NWAITSx = 0)                  | 0   |     | 8                                 |      |
| fsystem            | Processor frequency (maximum MCLK frequency) (4) (6)       | With FRAM wait states (NWAITSx = 1) <sup>(7)</sup> | 0   |     | 0 85 85 10 8 16 <sup>(8)</sup> 40 | MHz  |
| f <sub>ACLK</sub>  | Maximum ACLK frequency                                     |  |     |     | 40                                | kHz  |
| f <sub>SMCLK</sub> | Maximum SMCLK frequency                                    |  |     |     | 16 <sup>(8)</sup>                 | MHz  |

<sup>(1)</sup> Supply voltage changes faster than 0.2 V/µs can trigger a BOR reset even within the recommended supply voltage range. Following the data sheet recommendation for capacitor C<sub>DVCC</sub> limits the slopes accordingly.

(2) Modules may have a different supply voltage range specification. See the specification of the respective module in this data sheet.

(4) The minimum supply voltage is defined by the SVS levels. See the SVS threshold parameters in Table 5-1.

- (6) Modules may have a different maximum input clock specification. See the specification of the respective module in this data sheet.
- (7) Wait states only occur on actual FRAM accesses (that is, on FRAM cache misses). RAM and peripheral accesses are always executed without wait states.
- (8) If clock sources such as HF crystals or the DCO with frequencies >16 MHz are used, the clock must be divided in the clock system to comply with this operating condition.

<sup>(3)</sup> Higher temperature may be applied during board soldering according to the current JEDEC J-STD-020 specification with peak reflow temperatures not higher than classified on the device label on the shipping boxes or reels.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions. Pins listed as ±250 V may actually have higher performance.

<sup>(3)</sup> TI recommends that power to the DVCC pin must not exceed the limits specified in *Recommended Operating Conditions*. Exceeding the specified limits can cause malfunction of the device including erroneous writes to RAM and FRAM.

<sup>(5)</sup> A capacitor tolerance of ±20% or better is required. A low-ESR ceramic capacitor of 100 nF (minimum) should be placed as close as possible (within a few millimeters) to the respective pin pair.



# Active Mode Supply Current Into V<sub>CC</sub> Excluding External Current<sup>(1)</sup>

| PARAMETER                    | EXECUTION<br>MEMORY  |             | 1 MHz<br>0 WAIT STATES<br>(NWAITSx = 0) |     | 8 MHz<br>0 WAIT STATES<br>(NWAITSx = 0) |     | 16 MHz<br>1 WAIT STATE<br>(NWAITSx = 1) |     | UNIT |
|------------------------------|----------------------|-------------|---|-----|---|-----|---|-----|------|
|                              |                      |             | TYP                                     | MAX | TYP                                     | MAX | TYP                                     | MAX |      |
| 1 (00/)                      | FRAM                 | 3.0 V, 25°C | 474                                     |     | 2639                                    |     | 3156                                    |     |      |
| I <sub>AM, FRAM</sub> (0%)   | 0% cache hit ratio   | 3.0 V, 85°C | 516                                     |     | 2919                                    |     | 3205                                    |     | μA   |
| (400%)                       | FRAM                 | 3.0 V, 25°C | 196                                     |     | 585                                     |     | 958                                     |     |      |
| I <sub>AM, FRAM</sub> (100%) | 100% cache hit ratio | 3.0 V, 85°C | 205                                     |     | 598                                     |     | 974                                     |     | μA   |
| I <sub>AM, RAM</sub> (2)     | RAM                  | 3.0 V, 25°C | 219                                     |     | 750                                     |     | 1250                                    |     | μΑ   |

<sup>(1)</sup> All inputs are tied to 0 V or to  $V_{CC}$ . Outputs do not source or sink any current. Characterized with program executing typical data processing.

f<sub>ACLK</sub> = 32768 Hz, f<sub>MCLK</sub> = f<sub>SMCLK</sub> = f<sub>DCO</sub> at specified frequency
Program and data entirely reside in FRAM. All execution is from FRAM.

(2) Program and data reside entirely in RAM. All execution is from RAM. No access to FRAM.

# **Active Mode Supply Current Per MHz**

 $V_{CC} = 3.0 \text{ V}, T_A = 25^{\circ}\text{C}$  (unless otherwise noted)

|                           | PARAMETER | TEST CONDITIONS   | TYP | UNIT   |
|---------------------------|-----------|---|-----|--------|
| dl <sub>AM,FRAM</sub> /df |           | [(I <sub>AM</sub> 75% cache hit rate at 8 MHz) – (I <sub>AM</sub> 75% cache hit rate at 1 MHz)] / 7 MHz | 126 | μΑ/MHz |

<sup>(1)</sup> All peripherals are turned on in default settings.

# Low-Power Mode LPM0 Supply Currents Into V<sub>CC</sub> Excluding External Current

 $V_{CC} = 3.0 \text{ V}, T_A = 25^{\circ}\text{C} \text{ (unless otherwise noted)}^{(1)}$ 

|                   |                 | FREQUENCY (f <sub>SMCLK</sub> ) |     |       |     |        |     |      |
|-------------------|-----------------|---------------------------------|-----|-------|-----|--------|-----|------|
| PARAMETER         | V <sub>CC</sub> | 1 MHz                           |     | 8 MHz |     | 16 MHz |     | UNIT |
|                   |                 | TYP                             | MAX | TYP   | MAX | TYP    | MAX |      |
| I <sub>LPM0</sub> | 2.0 V           | 158                             |     | 307   |     | 415    |     | μA   |
|                   | 3.0 V           | 169                             |     | 318   |     | 427    |     |      |

 <sup>(1)</sup> All inputs are tied to 0 V or to V<sub>CC</sub>. Outputs do not source or sink any current.
 (2) Current for watchdog timer clocked by SMCLK included.

 $f_{ACLK}$  = 32768 Hz,  $f_{MCLK}$  = 0 MHz,  $f_{SMCLK}$  at specified frequency.



#### Low-Power Mode LPM3 and LPM4 Supply Currents (Into V<sub>cc</sub>) Excluding External Current 5.7

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)(1) (see Figure 5-1)

|                              | DADAMETED   | .,              | -40°C |     | 25°  | С   | 85°C |      | UNIT |
|------------------------------|---|-----------------|-------|-----|------|-----|------|------|------|
|                              | PARAMETER   | V <sub>CC</sub> | TYP   | MAX | TYP  | MAX | TYP  | MAX  |      |
|                              | Low-power mode 3, includes SVS <sup>(2)</sup> (3) (4)                     | 3.0 V           | 1.01  |     | 1.16 |     | 2.53 | 5.25 | μA   |
| ILPM3,XT1                    | Low-power mode 3, includes 5v3 (-7 (-7 (-7)                               | 2.0 V           | 0.99  |     | 1.13 |     | 2.49 |      |      |
|                              | Low-power mode 3, VLO, excludes SVS <sup>(5)</sup>                        | 3.0 V           | 0.88  |     | 1.02 |     | 2.39 | 5.06 |      |
| I <sub>LPM3,VLO</sub>        | Low-power mode 3, VLO, excludes SVS                                       | 2.0 V           | 0.86  |     | 1.00 |     | 2.35 |      | μA   |
| I <sub>LPM3, RTC</sub>       | Low-power mode 3, RTC, excludes SVS <sup>(6)</sup>                        | 3.0 V           | 0.96  |     | 1.11 |     | 2.49 |      | μА   |
|                              |   | 2.0 V           | 0.94  |     | 1.09 |     | 2.45 |      |      |
|                              | Low-power mode 4, includes SVS <sup>(7)</sup>                             | 3.0 V           | 0.50  |     | 0.60 |     | 1.93 |      | μA   |
| I <sub>LPM4</sub> , SVS      |   | 2.0 V           | 0.48  |     | 0.59 |     | 1.91 |      |      |
|                              | Law account and A analysis CVC(7)   | 3.0 V           | 0.34  |     | 0.45 |     | 1.77 |      |      |
| I <sub>LPM4</sub>            | Low-power mode 4, excludes SVS <sup>(7)</sup>                             | 2.0 V           | 0.34  |     | 0.44 |     | 1.75 |      | μA   |
|                              | Low-power mode 4, RTC is sourced from VLO,                                | 3.0 V           | 0.48  |     | 0.59 |     | 1.91 |      |      |
| I <sub>LPM4</sub> , RTC, VLO | excludes SVS <sup>(8)</sup>   | 2.0 V           | 0.48  |     | 0.58 |     | 1.89 |      | μA   |
|                              | Low-power mode 4, RTC is sourced from XT1, excludes SVS <sup>(6)(9)</sup> | 3.0 V           | 0.89  |     | 1.04 |     | 2.41 |      | μА   |
| I <sub>LPM4</sub> , RTC, XT1 |   | 2.0 V           | 0.88  |     | 1.02 |     | 2.38 |      |      |

All inputs are tied to 0 V or to  $V_{CC}$ . Outputs do not source or sink any current. Not applicable for devices with HF crystal oscillator only.

Characterized with a Seiko Crystal SC-32S crystal with a load capacitance chosen to closely match the required load.

Low-power mode 3, includes SVS test conditions: Current for watchdog timer clocked by ACLK and RTC clocked by XT1 included. Current for brownout and SVS included (SVSHE = 1). CPUOFF = 1, SCG0 = 1 SCG1 = 1, OSCOFF = 0 (LPM3),

 $f_{XT1} = 32768 \text{ Hz}, f_{ACLK} = f_{XT1}, f_{MCLK} = f_{SMCLK} = 0 \text{ MHz}$  (5) Low-power mode 3, VLO, excludes SVS test conditions: Current for watchdog timer clocked by VLO included. RTC disabled. Current for brownout included. SVS disabled (SVSHE = 0). CPUOFF = 1, SCG0 = 1 SCG1 = 1, OSCOFF = 0 (LPM3),  $f_{XT1} = 32768 \text{ Hz}, f_{MCLK} = f_{SMCLK} = 0 \text{ MHz}$ 

<sup>(6)</sup> RTC is sourced from external 32768-Hz crystal.

CPUOFF = 1, SCG0 = 1 SCG1 = 1, OSCOFF = 1 (LPM4), CPU and all clocks are disabled, WDT and RTC disabled

Low-power mode 4, VLO, excludes SVS test conditions: Current for RTC clocked by VLO included. Current for brownout included. SVS disabled (SVSHE = 0). CPUOFF = 1, SCG0 = 1 SCG1 = 1, OSCOFF = 1 (LPM4),

 $<sup>{\</sup>sf f}_{\sf XT1}=0$  Hz,  ${\sf f}_{\sf MCLK}={\sf f}_{\sf SMCLK}=0$  MHz Low-power mode 4, XT1, excludes SVS test conditions: Current for RTC clocked by XT1 included. Current for brownout included. SVS disabled (SVSHE = 0). CPUOFF = 1, SCG0 = 1 SCG1 = 1, OSCOFF = 1 (LPM4),  $f_{XT1} = 32768 \text{ Hz}, f_{MCLK} = f_{SMCLK} = 0 \text{ MHz}$ 



# 5.8 Low-Power Mode LPMx.5 Supply Currents (Into V<sub>cc</sub>) Excluding External Current

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)


|                           | PARAMETER   |                 | -40°C |     | 25°C  |     | 85°C  |       | UNIT |
|---------------------------|---|-----------------|-------|-----|-------|-----|-------|-------|------|
|                           | PARAMETER   | V <sub>CC</sub> | TYP   | MAX | TYP   | MAX | TYP   | MAX   | UNIT |
|                           | Low-power mode 3.5, includes SVS <sup>(1)</sup> (2) (3)               | 3.0 V           | 0.64  |     | 0.71  |     | 0.86  | 1.23  |      |
|                           | (also see Figure 5-2)   | 2.0 V           | 0.61  |     | 0.69  |     | 0.83  |       | μA   |
|                           | Low-power mode 4.5, includes SVS <sup>(4)</sup> (also see Figure 5-3) | 3.0 V           | 0.23  |     | 0.25  |     | 0.30  | 0.45  |      |
| I <sub>LPM4.5</sub> , SVS |   | 2.0 V           | 0.21  |     | 0.24  |     | 0.29  |       | μΑ   |
|                           | Low-power mode 4.5, excludes SVS <sup>(5)</sup>                       | 3.0 V           | 0.020 |     | 0.032 |     | 0.071 | 0.120 |      |
| I <sub>LPM4.5</sub>       |   | 2.0 V           | 0.022 |     | 0.034 |     | 0.068 |       | μΑ   |

- (1) Not applicable for devices with HF crystal oscillator only.
- (2) Characterized with a Seiko Crystal SC-32S crystal with a load capacitance chosen to closely match the required load.
- (3) Low-power mode 3.5, includes SVS test conditions:
   Current for RTC clocked by XT1 included. Current for brownout and SVS included (SVSHE = 1). Core regulator disabled.
   PMMREGOFF = 1, CPUOFF = 1, SCG0 = 1 SCG1 = 1, OSCOFF = 1 (LPMx.5),
   f<sub>XT1</sub> = 32768 Hz, f<sub>ACLK</sub> = f<sub>XT1</sub>, f<sub>MCLK</sub> = f<sub>SMCLK</sub> = 0 MHz
   Low-power mode 4.5, includes SVS test conditions:
- (4) Low-power mode 4.5, includes SVS test conditions: Current for brownout and SVS included (SVSHE = 1). Core regulator disabled. PMMREGOFF = 1, CPUOFF = 1, SCG0 = 1 SCG1 = 1, OSCOFF = 1 (LPMx.5), fort = 0.Hz, focus = focus = 0.MHz
- f<sub>XT1</sub> = 0 Hz, f<sub>ACLK</sub> = f<sub>MCLK</sub> = f<sub>SMCLK</sub> = 0 MHz

  (5) Low-power mode 4.5, excludes SVS test conditions:
  Current for brownout included. SVS disabled (SVSHE = 0). Core regulator disabled.
  PMMREGOFF = 1, CPUOFF = 1, SCG0 = 1 SCG1 = 1, OSCOFF = 1 (LPMx.5),
  f<sub>XT1</sub> = 0 Hz, f<sub>ACLK</sub> = f<sub>MCLK</sub> = f<sub>SMCLK</sub> = 0 MHz



# 5.9 Production Distribution of LPM Supply Currents





# 5.10 Typical Characteristics – Current Consumption Per Module

| MODULE  | TEST CONDITIONS                  | REFERENCE CLOCK    | TYP | UNIT   |
|---------|----------------------------------|--------------------|-----|--------|
| Timer_B | SMCLK = 8 MHz, MC = 10b          | Module input clock | 5   | μΑ/MHz |
| eUSCI_A | UART mode                        | Module input clock | 7   | μΑ/MHz |
| eUSCI_A | SPI mode                         | Module input clock | 5   | µA/MHz |
| eUSCI_B | SPI mode                         | Module input clock | 5   | µA/MHz |
| eUSCI_B | I <sup>2</sup> C mode, 100 kbaud | Module input clock | 5   | µA/MHz |
| RTC     |                                  | 32 kHz             | 85  | nA     |
| CRC     | From start to end of operation   | MCLK               | 8.5 | μΑ/MHz |

#### 5.11 Thermal Resistance Characteristics

|  |  |                     | VALUE | UNIT |
|--|--|---------------------|-------|------|
|  |  | VQFN 16 pin (RGY)   | 41.8  |      |
| $\theta_{JA}$  | Junction-to-ambient thermal resistance, still air <sup>(1)</sup> | TSSOP 20 pin (PW20) | 92.6  | °C/W |
|  |  | TSSOP 16 pin (PW16) | 104.1 |      |
|  |  | VQFN 16 pin (RGY)   | 49.1  |      |
| θ <sub>JC</sub> Junction-to-case (top) thermal resistance (2 | Junction-to-case (top) thermal resistance (2)                    | TSSOP 20 pin (PW20) | 26.1  | °C/W |
|  |  | TSSOP 16 pin (PW16) | 38.5  |      |
|  |  | VQFN 16 pin (RGY)   | 18.5  |      |
| $\theta_{JB}$  | Junction-to-board thermal resistance (3)                         | TSSOP 20 pin (PW20) | 45.0  | °C/W |
|  |  | TSSOP 16 pin (PW16) | 49.1  |      |

<sup>(1)</sup> The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, High-K board, as specified in JESD51-7, in an environment described in JESD51-2a.

<sup>(2)</sup> The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

<sup>(3)</sup> The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.



# 5.12 Timing and Switching Characteristics

# 5.12.1 Power Supply Sequencing

Table 5-1 lists the characteristics of the SVS and BOR.

### Table 5-1. PMM, SVS and BOR

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 5-4)

|                           | PARAMETER   | TEST CONDITIONS         | MIN  | TYP  | MAX  | UNIT |
|---------------------------|---|-------------------------|------|------|------|------|
| V <sub>BOR, safe</sub>    | Safe BOR power-down level <sup>(1)</sup>              |                         | 0.1  |      |      | V    |
| t <sub>BOR, safe</sub>    | Safe BOR reset delay <sup>(2)</sup>                   |                         | 10   |      |      | ms   |
| I <sub>SVSH,AM</sub>      | SVS <sub>H</sub> current consumption, active mode     | V <sub>CC</sub> = 3.6 V |      |      | 1.5  | μA   |
| I <sub>SVSH,LPM</sub>     | SVS <sub>H</sub> current consumption, low-power modes | V <sub>CC</sub> = 3.6 V |      | 240  |      | nA   |
| V <sub>SVSH</sub> -       | SVS <sub>H</sub> power-down level (3)                 |                         | 1.71 | 1.80 | 1.87 | V    |
| V <sub>SVSH+</sub>        | SVS <sub>H</sub> power-up level <sup>(3)</sup>        |                         | 1.76 | 1.88 | 1.99 | V    |
| V <sub>SVSH_hys</sub>     | SVS <sub>H</sub> hysteresis                           |                         |      | 80   |      | mV   |
| t <sub>PD,SVSH, AM</sub>  | SVS <sub>H</sub> propagation delay, active mode       |                         |      |      | 10   | μs   |
| t <sub>PD,SVSH, LPM</sub> | SVS <sub>H</sub> propagation delay, low-power modes   |                         |      |      | 100  | μs   |

- (1) A safe BOR is correctly generated only if DVCC drops below this voltage before it rises.
- (2) When an BOR occurs, a safe BOR is correctly generated only if DVCC is kept low longer than this period before it reaches V<sub>SVSH+</sub>.
- (3) For additional information, see the Dynamic Voltage Scaling Power Solution for MSP430 Devices With Single-Channel LDO Reference Design.

Figure 5-4 shows the reset conditions.




Figure 5-4. Power Cycle, SVS, and BOR Reset Conditions



### 5.12.2 Reset Timing

Table 5-2 lists the wake-up times from low-power modes and reset.

## Table 5-2. Wake-up Times From Low-Power Modes and Reset

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

|                             | PARAMETER  | TEST CONDITIONS | V <sub>CC</sub> | MIN TYP | MAX                             | UNIT |
|-----------------------------|--|-----------------|-----------------|---------|---------------------------------|------|
| t <sub>WAKE-UP</sub> FRAM   | (Additional) wake-up time to activate the FRAM in AM if previously disabled through the FRAM controller or from a LPM if immediate activation is selected for wakeup (1) |                 | 3 V             | 10      |                                 | μs   |
| t <sub>WAKE-UP</sub> LPM0   | Wake-up time from LPM0 to active mode <sup>(1)</sup>   |                 | 3 V             |         | 200 +<br>2.5 / f <sub>DCO</sub> | ns   |
| t <sub>WAKE-UP</sub> LPM3   | Wake-up time from LPM3 to active mode (1)  |                 | 3 V             | 10      |                                 | μs   |
| t <sub>WAKE-UP LPM4</sub>   | Wake-up time from LPM4 to active mode (2)  |                 | 3 V             | 10      |                                 | μs   |
| t <sub>WAKE-UP LPM3.5</sub> | Wake-up time from LPM3.5 to active mode (2)  |                 | 3 V             | 350     |                                 | μs   |
|                             | Wake-up time from LPM4.5 to active mode (2)  | SVSHE = 1       | 3 V             | 350     |                                 | μs   |
| twake-up LPM4.5             | wake-up time from LFW4.5 to active mode V  | SVSHE = 0       | 3 V             | 1       |                                 | ms   |
| t <sub>WAKE-UP-RESET</sub>  | Wake-up time from $\overline{\mbox{RST}}$ or BOR event to active mode $^{(2)}$   |                 | 3 V             | 1       |                                 | ms   |
| t <sub>RESET</sub>          | Pulse duration required at RST/NMI pin to accept a reset   |                 |                 | 2       |                                 | μs   |

<sup>(1)</sup> The wake-up time is measured from the edge of an external wake-up signal (for example, port interrupt or wake-up event) to the first externally observable MCLK clock edge.

The wake-up time is measured from the edge of an external wake-up signal (for example, port interrupt or wake-up event) until the first instruction of the user program is executed.



### 5.12.3 Clock Specifications

Table 5-3 lists the characteristics of the XT1 crystal oscillator (low frequency).

#### Table 5-3. XT1 Crystal Oscillator (Low Frequency)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (1)(2)

|                         | PARAMETER  | TEST CONDITIONS   | V <sub>CC</sub> | MIN | TYP              | MAX  | UNIT |
|-------------------------|--|---|-----------------|-----|------------------|------|------|
| f <sub>XT1, LF</sub>    | XT1 oscillator crystal, low frequency                        | LFXTBYPASS = 0  |                 |     | 32768            |      | Hz   |
| DC <sub>XT1, LF</sub>   | XT1 oscillator LF duty cycle                                 | Measured at MCLK,<br>f <sub>LFXT</sub> = 32768 Hz   |                 | 30% |                  | 70%  |      |
| f <sub>XT1,SW</sub>     | XT1 oscillator logic-level square-<br>wave input frequency   | LFXTBYPASS = 1 (3) (4)  |                 |     | 32768            |      | Hz   |
| DC <sub>XT1, SW</sub>   | LFXT oscillator logic-level square-<br>wave input duty cycle | LFXTBYPASS = 1  |                 | 40% |                  | 60%  |      |
| OA <sub>LFXT</sub>      | Oscillation allowance for LF crystals <sup>(5)</sup>         |   |                 |     | 200              |      | kΩ   |
| $C_{L,eff}$             | Integrated effective load capacitance <sup>(6)</sup>         |   |                 |     | <sup>(7)</sup> 1 |      | pF   |
| t <sub>START,LFXT</sub> | Start-up time <sup>(8)</sup>                                 | $ \begin{cases} f_{OSC} = 32768 \text{ Hz} \\ \text{LFXTBYPASS} = 0, \text{LFXTDRIVE} = \{3\}, \\ T_A = 25^{\circ}\text{C}, \text{C}_{\text{L,eff}} = 12.5 \text{ pF} \end{cases} $ |                 |     | 1000             |      | ms   |
| f <sub>Fault,LFXT</sub> | Oscillator fault frequency (9)                               | $XTS = 0^{(10)}$  |                 | 0   |                  | 3500 | Hz   |

- To improve EMI on the LFXT oscillator, observe the following guidelines.
  - Keep the trace between the device and the crystal as short as possible.
  - Design a good ground plane around the oscillator pins.
  - Prevent crosstalk from other clock or data lines into oscillator pins XIN and XOUT.
  - Avoid running PCB traces under or adjacent to the XIN and XOUT pins.
  - Use assembly materials and processes that avoid any parasitic load on the oscillator XIN and XOUT pins.
  - If conformal coating is used, make sure that it does not induce capacitive or resistive leakage between the oscillator pins.
- See MSP430 32-kHz Crystal Oscillators for details on crystal section, layout, and testing.
- When LFXTBYPASS is set, LFXT circuits are automatically powered down. Input signal is a digital square wave with parametrics defined in the Schmitt-trigger inputs section of this data sheet. Duty cycle requirements are defined by DC<sub>LFXT, SW</sub>.
- Maximum frequency of operation of the entire device cannot be exceeded.
- Oscillation allowance is based on a safety factor of 5 for recommended crystals. The oscillation allowance is a function of the LFXTDRIVE settings and the effective load. In general, comparable oscillator allowance can be achieved based on the following guidelines, but should be evaluated based on the actual crystal selected for the application:

  - For LFXTDRIVE =  $\{0\}$ ,  $C_{L,eff} = 3.7$  pF. For LFXTDRIVE =  $\{1\}$ , 6 pF  $\leq C_{L,eff} \leq 9$  pF. For LFXTDRIVE =  $\{2\}$ , 6 pF  $\leq C_{L,eff} \leq 10$  pF.
  - For LFXTDRIVE =  $\{3\}$ , 6 pF  $\leq$  C<sub>L,eff</sub>  $\leq$  12 pF.
- Includes parasitic bond and package capacitance (approximately 2 pF per pin).
- Requires external capacitors at both terminals to meet the effective load capacitance specified by crystal manufacturers. Recommended effective load capacitance values supported are 3.7 pF, 6 pF, 9 pF, and 12.5 pF. Maximum shunt capacitance of 1.6 pF. The PCB adds additional capacitance, so it must also be considered in the overall capacitance. Verify that the recommended effective load capacitance of the selected crystal is met.
- Includes start-up counter of 1024 clock cycles.
- Frequencies above the MAX specification do not set the fault flag. Frequencies in between the MIN and MAX specification may set the flag. A static condition or stuck at fault condition sets the flag.
- (10) Measured with logic-level input frequency but also applies to operation with crystals.



Table 5-4 lists the characteristics of the XT1 crystal oscillator (high frequency).

#### Table 5-4. XT1 Crystal Oscillator (High Frequency)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)(1)

|                         | PARAMETER  | TEST CONDITIONS  | V <sub>CC</sub> | MIN  | TYP | MAX | UNIT |
|-------------------------|--|--|-----------------|------|-----|-----|------|
|                         |  | XT1BYPASS = 0, XTS = 1, XT1HFFREQ = 00   |                 | 1    |     | 4   |      |
| f <sub>HFXT</sub>       | HFXT oscillator crystal frequency, crystal mode                      | XT1BYPASS = 0, XTS = 1, XT1HFFREQ = 01   |                 | 4.01 |     | 6   | MHz  |
|                         | moquonoy, oryotal modo   | XT1BYPASS = 0, XTS = 1, XT1HFFREQ = 10   |                 | 6.01 |     | 16  |      |
| f <sub>HFXT,SW</sub>    | HFXT oscillator logic-level square-wave input frequency, bypass mode | XT1BYPASS = 1, XTS = 1 (2) (3)   |                 | 1    |     | 16  | MHz  |
| DC <sub>HFXT</sub>      | HFXT oscillator duty cycle   | Measured at ACLK, f <sub>HFXT,HF</sub> = 4 MHz <sup>(4)</sup>  |                 | 40%  |     | 60% |      |
| DC <sub>HFXT</sub> ,    | HFXT oscillator logic-level square-wave input duty cycle             | XT1BYPASS = 1  |                 | 40%  |     | 60% |      |
| OA <sub>HFXT</sub>      | Oscillation allowance for HFXT crystals <sup>(5)</sup>               | $XT1BYPASS = 0$ , $XT1HFSEL = 1$ , $f_{HFXT,HF} = 16$ MHz, $C_{L,eff} = 18$ pF   |                 |      | 2.4 |     | kΩ   |
|                         | Start-up time <sup>(6)</sup>   | $f_{OSC} = 4 \text{ MHz}, \text{ XTS} = 1^{(4)}, \\ \text{XT1BYPASS} = 0, \text{ XT1HFFREQ} = 00, \\ \text{XT1DRIVE} = 3, T_A = 25^{\circ}\text{C}, C_{L,eff} = 18 \text{ pF}$ |                 |      | 1.6 |     |      |
| t <sub>START,HFXT</sub> |  | $f_{OSC}$ = 16 MHz, XTS = 1 <sup>(4)</sup> ,<br>XT1BYPASS = 0, XT1HFFREQ = 00,<br>XT1DRIVE = 3, T <sub>A</sub> = 25°C, C <sub>L,eff</sub> = 18 pF                              |                 |      | 1.1 |     | ms   |
| $C_{L,eff}$             | Integrated effective load capacitance <sup>(7)</sup> (8)             |  |                 |      | 1   |     | pF   |
| f <sub>Fault,HFXT</sub> | Oscillator fault frequency (9) (10)                                  |  |                 | 0    |     | 800 | kHz  |

- (1) To improve EMI on the HFXT oscillator, the following guidelines should be observed.
  - Keep the trace between the device and the crystal as short as possible.
  - Design a good ground plane around the oscillator pins.
  - Prevent crosstalk from other clock or data lines into oscillator pins XIN and XOUT.
  - Avoid running PCB traces under or adjacent to the XIN and XOUT pins.
  - Use assembly materials and processes that avoid any parasitic load on the oscillator XIN and XOUT pins.
  - If conformal coating is used, make sure that it does not induce capacitive or resistive leakage between the oscillator pins.
- (2) When XT1BYPASS is set, HFXT circuits are automatically powered down. Input signal is a digital square wave with parametrics defined in the Schmitt-trigger Inputs section of this datasheet. Duty cycle requirements are defined by DC<sub>HEXT. SW</sub>.
- Maximum frequency of operation of the entire device cannot be exceeded.
- 4-MHz crystal used for lab characterization: Abracon HC49/U AB-4.000MHZ-B2
  - 16-MHz crystal used for lab characterization: Abracon HC49/U AB-16.000MHZ-B2
- Oscillation allowance is based on a safety factor of 5 for recommended crystals.
- Includes start-up counter of 4096 clock cycles.
- Includes parasitic bond and package capacitance (approximately 2 pF per pin).
  - Because the PCB adds additional capacitance, TI recommends verifying the correct load by measuring the oscillator frequency through MCLK or SMCLK. For a correct setup, the effective load capacitance should always match the specification of the used crystal.
- Requires external capacitors at both terminals. Values are specified by crystal manufacturers. Recommended values supported are
- 14 pF, 16 pF, and 18 pF. Maximum shunt capacitance of 7 pF.
  Frequencies above the MAX specification do not set the fault flag. Frequencies between the MIN and MAX might set the flag. A static condition or stuck at fault condition sets the flag.
- (10) Measured with logic-level input frequency but also applies to operation with crystals.



Table 5-5 lists the characteristics of the DCO FLL.

#### Table 5-5. DCO FLL

over recommended operating free-air temperature (unless otherwise noted)

|                        | PARAMETER                                 | TEST CONDITIONS                            | V <sub>CC</sub> | MIN   | TYP    | MAX  | UNIT |
|------------------------|---|--|-----------------|-------|--------|------|------|
|                        | FLL lock frequency, 16 MHz, 25°C          | Measured at MCLK, internal                 |                 | -1.0% |        | 1.0% |      |
| f <sub>DCO, FLL</sub>  | FLL lock frequency, 16 MHz, -40°C to 85°C | trimmed REFO as reference                  | 3.0 V           | -2.0% |        | 2.0% |      |
| -DCO, FLL              | FLL lock frequency, 16 MHz, -40°C to 85°C | Measured at MCLK, XT1 crystal as reference | 0.0 1           | -0.5% |        | 0.5% |      |
| f <sub>DUTY</sub>      | Duty cycle                                | Measured at MCLK, XT1 crystal as reference | 3.0 V           | 40%   | 50%    | 60%  |      |
| Jitter <sub>cc</sub>   | Cycle-to-cycle jitter, 16 MHz             | Measured at MCLK, XT1 crystal as reference | 3.0 V           |       | 0.25%  |      |      |
| Jitter <sub>long</sub> | Long-term jitter, 16 MHz                  | Measured at MCLK, XT1 crystal as reference | 3.0 V           |       | 0.022% |      |      |
| t <sub>FLL, lock</sub> | FLL lock time, 16 MHz                     | Measured at MCLK, XT1 crystal as reference | 3.0 V           |       | 200    |      | ms   |

Table 5-6 lists the characteristics of the DCO frequency.

# Table 5-6. DCO Frequency

over recommended operating free-air temperature (unless otherwise noted) (see Figure 5-5)

|                          | PARAMETER              | TEST CONDITIONS  | MIN | TYP  | MAX | UNIT    |
|--------------------------|------------------------|--|-----|------|-----|---------|
|                          |                        | DCORSEL = 101b, DISMOD = 1b,<br>DCOFTRIM = 000b, DCO = 0   |     | 7.8  |     |         |
| £                        | DCO frequency, 16 MHz  | DCORSEL = 101b, DISMOD = 1b,<br>DCOFTRIM = 000b, DCO = 511 |     | 12.5 |     | MHz     |
| f <sub>DCO, 16</sub> MHz | DCO frequency, 16 Minz | DCORSEL = 101b, DISMOD = 1b,<br>DCOFTRIM = 111b, DCO = 0   |     | 18   |     | IVITZ   |
|                          |                        | DCORSEL = 101b, DISMOD = 1b,<br>DCOFTRIM = 111b, DCO = 511 |     | 30   |     |         |
|                          |                        | DCORSEL = 100b, DISMOD = 1b,<br>DCOFTRIM = 000b, DCO = 0   |     | 6    |     |         |
| f <sub>DCO, 12</sub> MHz | DCO frequency, 12 MHz  | DCORSEL = 100b, DISMOD = 1b,<br>DCOFTRIM = 000b, DCO = 511 |     | 9.5  |     | MHz     |
|                          |                        | DCORSEL = 100b, DISMOD = 1b,<br>DCOFTRIM = 111b, DCO = 0   |     | 13.5 |     | IVIMZ   |
|                          |                        | DCORSEL = 100b, DISMOD = 1b,<br>DCOFTRIM = 111b, DCO = 511 |     | 22   |     |         |
|                          |                        | DCORSEL = 011b, DISMOD = 1b,<br>DCOFTRIM = 000b, DCO = 0   |     | 3.8  |     |         |
| 4                        |                        | DCORSEL = 011b, DISMOD = 1b,<br>DCOFTRIM = 000b, DCO = 511 |     | 6.5  |     | MHz     |
| f <sub>DCO, 8 MHz</sub>  | DCO frequency, 8 MHz   | DCORSEL = 011b, DISMOD = 1b,<br>DCOFTRIM = 111b, DCO = 0   |     | 9.5  |     | IVIHZ   |
|                          |                        | DCORSEL = 011b, DISMOD = 1b,<br>DCOFTRIM = 111b, DCO = 511 |     | 16   |     |         |
|                          |                        | DCORSEL = 010b,, DISMOD = 1b,<br>DCOFTRIM = 000b, DCO = 0  |     | 2    |     |         |
| f <sub>DCO, 4</sub> MHz  | DCO frequency, 4 MHz   | DCORSEL = 010b, DISMOD = 1b,<br>DCOFTRIM = 000b, DCO = 511 |     | 3.2  |     | N 41 1- |
|                          |                        | DCORSEL = 010b, DISMOD = 1b,<br>DCOFTRIM = 111b, DCO = 0   |     | 4.8  |     | MHz     |
|                          |                        | DCORSEL = 010b, DISMOD = 1b,<br>DCOFTRIM = 111b, DCO = 511 |     | 8    |     |         |



## Table 5-6. DCO Frequency (continued)

over recommended operating free-air temperature (unless otherwise noted) (see Figure 5-5)

|                            | PARAMETER                      | TEST CONDITIONS  | MIN | TYP  | MAX | UNIT   |
|----------------------------|--------------------------------|--|-----|------|-----|--------|
|                            |                                | DCORSEL = 001b, DISMOD = 1b,<br>DCOFTRIM = 000b, DCO = 0   |     | 1    |     |        |
| face                       | DCO fraguancy 2 MHz            | DCORSEL = 001b, DISMOD = 1b,<br>DCOFTRIM = 000b, DCO = 511 |     | 1.7  |     | MHz    |
| <sup>†</sup> DCO, 2 MHz    | DCO frequency, 2 MHz           | DCORSEL = 001b, DISMOD = 1b,<br>DCOFTRIM = 111b, DCO = 0   |     | 2.5  |     | IVITIZ |
|                            |                                | DCORSEL = 001b, DISMOD = 1b,<br>DCOFTRIM = 111b, DCO = 511 |     | 4.2  |     |        |
|                            | CO, 1 MHz DCO frequency, 1 MHz | DCORSEL = 000b, DISMOD = 1b,<br>DCOFTRIM = 000b, DCO = 0   |     | 0.5  |     |        |
| f <sub>DCO, 1 MHz</sub> DC |                                | DCORSEL = 000b, DISMOD = 1b,<br>DCOFTRIM = 000b, DCO = 511 |     | 0.85 |     | MHz    |
|                            |                                | DCORSEL = 000b, DISMOD = 1b,<br>DCOFTRIM = 111b, DCO = 0   |     | 1.2  |     | IVIF1Z |
|                            |                                | DCORSEL = 000b, DISMOD = 1b,<br>DCOFTRIM = 111b, DCO = 511 |     | 2.1  |     |        |




Figure 5-5. Typical DCO Frequency

Table 5-7 lists the characteristics of the REFO.

# Table 5-7. REFO

over recommended operating free-air temperature (unless otherwise noted)

|  | PARAMETER                           | TEST CONDITIONS                 | V <sub>cc</sub> | MIN   | TYP   | MAX   | UNIT |
|--|-------------------------------------|---------------------------------|-----------------|-------|-------|-------|------|
| I <sub>REFO</sub>                        | REFO oscillator current consumption | $T_A = 25^{\circ}C$             | 3.0 V           |       | 15    |       | μΑ   |
| f <sub>REFO</sub>                        | REFO calibrated frequency           | Measured at MCLK                | 3.0 V           |       | 32768 |       | Hz   |
|  | REFO absolute calibrated tolerance  | $T_A = -40$ °C to 85°C          | 1.8 V to 3.6 V  | -3.5% |       | +3.5% |      |
| df <sub>REFO</sub> /d <sub>T</sub>       | REFO frequency temperature drift    | Measured at MCLK <sup>(1)</sup> | 3.0 V           |       | 0.01  |       | %/°C |
| df <sub>REFO</sub> /<br>d <sub>VCC</sub> | REFO frequency supply voltage drift | Measured at MCLK at 25°C (2)    | 1.8 V to 3.6 V  |       | 1     |       | %/V  |
| $f_{DC}$                                 | REFO duty cycle                     | Measured at MCLK                | 1.8V to 3.6 V   | 40%   | 50%   | 60%   |      |
| t <sub>START</sub>                       | REFO start-up time                  | 40% to 60% duty cycle           |                 |       | 50    |       | μs   |

Calculated using the box method: (MAX( $-40^{\circ}$ C to  $85^{\circ}$ C) - MIN( $-40^{\circ}$ C to  $85^{\circ}$ C)) / MIN( $-40^{\circ}$ C to  $85^{\circ}$ C) / ( $85^{\circ}$ C - ( $-40^{\circ}$ C)) Calculated using the box method: (MAX(1.8 V to 3.6 V) - MIN(1.8 V to 3.6 V) / MIN(1.8 V to 3.6 V) / (3.6 V - 1.8 V)

(2)

www.ti.com

Table 5-8 lists the characteristics of the internal very-low-power low-frequency oscillator (VLO).

#### Table 5-8. Internal Very-Low-Power Low-Frequency Oscillator (VLO)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

|                    | PARAMETER                          | TEST CONDITIONS                 | V <sub>CC</sub> | MIN TYP MA | XX UNIT |
|--------------------|------------------------------------|---------------------------------|-----------------|------------|---------|
| $f_{VLO}$          | VLO frequency                      | Measured at MCLK                | 3.0 V           | 10         | kHz     |
| $df_{VLO}/d_{T}$   | VLO frequency temperature drift    | Measured at MCLK <sup>(1)</sup> | 3.0 V           | 0.5        | %/°C    |
| $df_{VLO}/dV_{CC}$ | VLO frequency supply voltage drift | Measured at MCLK <sup>(2)</sup> | 1.8 V to 3.6 V  | 4          | %/V     |
| $f_{VLO,DC}$       | Duty cycle                         | Measured at MCLK                | 3.0 V           | 50%        |         |

- (1) Calculated using the box method: (MAX(-40°C to 85°C) MIN(-40°C to 85°C)) / MIN(-40°C to 85°C) / (85°C (-40°C))
- (2) Calculated using the box method: (MAX(1.8 V to 3.6 V) MIN(1.8 V to 3.6 V)) / MIN(1.8 V to 3.6 V) / (3.6 V 1.8 V)

#### **NOTE**

The VLO clock frequency is reduced by 15% (typical) when the device switches from active mode or LPM0 to LPM3 or LPM4, because the reference changes. This lower frequency is not a violation of the VLO specifications (see Table 5-8).

Table 5-9 lists the characteristics of the module oscillator (MODOSC).

### Table 5-9. Module Oscillator (MODOSC)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

|                                       | PARAMETER                             | V <sub>cc</sub> | MIN | TYP   | MAX | UNIT |
|---------------------------------------|---------------------------------------|-----------------|-----|-------|-----|------|
| f <sub>MODOSC</sub>                   | MODOSC frequency                      | 3.0 V           | 3.8 | 4.8   | 5.8 | MHz  |
| f <sub>MODOSC</sub> /dT               | MODOSC frequency temperature drift    | 3.0 V           |     | 0.102 |     | %/°C |
| f <sub>MODOSC</sub> /dV <sub>CC</sub> | MODOSC frequency supply voltage drift | 1.8 V to 3.6 V  |     | 1.02  |     | %/V  |
| f <sub>MODOSC,DC</sub>                | Duty cycle                            | 3.0 V           | 40% | 50%   | 60% |      |



## 5.12.4 Digital I/Os

Table 5-10 lists the characteristics of the digital inputs.

## Table 5-10. Digital Inputs

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

|                        | PARAMETER  | TEST CONDITIONS  | V <sub>cc</sub> | MIN  | TYP | MAX  | UNIT |  |
|------------------------|--|--|-----------------|------|-----|------|------|--|
| V                      | Desitive going input threehold valtage   |  | 2 V             | 0.90 |     | 1.50 | V    |  |
| $V_{IT+}$              | Positive-going input threshold voltage   |  | 3 V             | 1.35 |     | 2.25 | V    |  |
| V                      | Negative going input threshold voltage   |  | 2 V             | 0.50 |     | 1.10 | V    |  |
| $V_{IT-}$              | Negative-going input threshold voltage   |  | 3 V             | 0.75 |     | 1.65 | V    |  |
| V                      | Input valtage bystereeis (// // )  |  | 2 V             | 0.3  |     | 0.8  | V    |  |
| $V_{hys}$              | Input voltage hysteresis (V <sub>IT+</sub> – V <sub>IT-</sub> )                                  |  | 3 V             | 0.4  |     | 1.2  | V    |  |
| R <sub>Pull</sub>      | Pullup or pulldown resistor  | For pullup: $V_{IN} = V_{SS}$<br>For pulldown: $V_{IN} = V_{CC}$                       |                 | 20   | 35  | 50   | kΩ   |  |
| $C_{I,dig}$            | Input capacitance, digital only port pins  | $V_{IN} = V_{SS}$ or $V_{CC}$  |                 |      | 3   |      | рF   |  |
| C <sub>I,ana</sub>     | Input capacitance, port pins with shared analog functions  | $V_{IN} = V_{SS}$ or $V_{CC}$  |                 |      | 5   |      | pF   |  |
| I <sub>lkg(Px.y)</sub> | High-impedance leakage current <sup>(1)(2)</sup>   |  | 2 V, 3 V        | -20  |     | +20  | nA   |  |
| t <sub>(int)</sub>     | External interrupt timing (external trigger pulse duration to set interrupt flag) <sup>(3)</sup> | Ports with interrupt capability (see block diagram and terminal function descriptions) | 2 V, 3 V        | 50   |     |      | ns   |  |

Table 5-11 lists the characteristics of the digital outputs. Also see Figure 5-6 through Figure 5-9.

#### Table 5-11. Digital Outputs

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

|                       | PARAMETER                                     | TEST CONDITIONS                       | V <sub>CC</sub> | MIN | TYP | MAX  | UNIT     |
|-----------------------|---|---------------------------------------|-----------------|-----|-----|------|----------|
| \/                    | Lligh lovel entrut veltage                    | $I_{(OHmax)} = -3 \text{ mA}^{(1)}$   | 2.0 V           | 1.4 |     | 2.0  | V        |
| V <sub>OH</sub>       | High-level output voltage                     | $I_{(OHmax)} = -5 \text{ mA}^{(1)}$   | 3.0 V           | 2.4 |     | 3.0  |          |
| V                     | Low level output voltage                      | $I_{(OLmax)} = 3 \text{ mA}^{(1)}$    | 2.0 V           | 0.0 |     | 0.60 | <b>V</b> |
| V <sub>OL</sub>       | Low-level output voltage                      | (OLITIAX)                             | 3.0 V           | 0.0 |     | 0.60 | V        |
|                       | Clock output frequency                        | C <sub>L</sub> = 20 pF <sup>(2)</sup> | 2.0 V           | 16  |     |      | MHz      |
| f <sub>Port_CLK</sub> | Clock output frequency                        |                                       | 3.0 V           | 16  |     |      | IVI□Z    |
|                       | Dort output rice time digital only nort pine  | C 20 pF                               | 2.0 V           |     | 10  |      | 2        |
| t <sub>rise,dig</sub> | Port output rise time, digital only port pins | C <sub>L</sub> = 20 pF                | 3.0 V           |     | 7   |      | ns       |
|                       | Port output fall time, digital only port pine | C = 20 pF                             | 2.0 V           |     | 10  |      | 20       |
| t <sub>fall,dig</sub> | Port output fall time, digital only port pins | C <sub>L</sub> = 20 pF                | 3.0 V           |     | 5   |      | ns       |

The maximum total current, I<sub>(OHmax)</sub> and I<sub>(OLmax)</sub>, for all outputs combined should not exceed ±48 mA to hold the maximum voltage drop specified.


The leakage current is measured with  $V_{SS}$  or  $V_{CC}$  applied to the corresponding pins, unless otherwise noted. The leakage of the digital port pins is measured individually. The port pin is selected for input and the pullup or pulldown resistor is

An external signal sets the interrupt flag every time the minimum interrupt pulse duration  $t_{(int)}$  is met. The interrupt flag may be set by trigger signals shorter than t(int).

The port can output frequencies at least up to the specified limit and might support higher frequencies.



# 5.12.4.1 Digital I/O Typical Characteristics





#### 5.12.5 VREF+ Built-in Reference

Table 5-12 lists the characteristics of the VREF+.

#### Table 5-12. VREF+

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

|                    | PARAMETER   | TEST CONDITIONS                               | V <sub>cc</sub> | MIN  | TYP  | MAX  | UNIT  |
|--------------------|---|---|-----------------|------|------|------|-------|
| V <sub>REF+</sub>  | Positive built-in reference voltage                   | EXTREFEN = 1 with 1-mA load current to ground | 2.0 V, 3.0 V    | 1.15 | 1.19 | 1.23 | ٧     |
| TC <sub>REF+</sub> | Temperature coefficient of built-in reference voltage | EXTREFEN = 1 with 1-mA load current           |                 |      | 30   |      | μV/°C |

# 5.12.6 Timer\_B

Table 5-13 lists the characteristics of the Timer\_B clock frequency.

# Table 5-13. Timer\_B

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

|                     | PARAMETER                     | TEST CONDITIONS   | V <sub>CC</sub> | MIN MA | X UNIT |
|---------------------|-------------------------------|---|-----------------|--------|--------|
| $f_{TB}$            | Timer_B input clock frequency | Internal: SMCLK or ACLK,<br>External: TBCLK,<br>Duty cycle = 50% ±10% | 2.0 V, 3.0 V    |        | 6 MHz  |
| t <sub>TB,cap</sub> | Timer_B capture timing        | All capture inputs, minimum pulse duration required for capture       | 2.0 V, 3.0 V    | 20     | ns     |



#### 5.12.7 eUSCI

Table 5-14 lists the clock frequency of the eUSCI in UART mode.

### Table 5-14. eUSCI (UART Mode) Clock Frequency

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

|                     | PARAMETER  | TEST CONDITIONS  | V <sub>cc</sub> | MIN MAX | UNIT |
|---------------------|--|--|-----------------|---------|------|
| f <sub>eUSCI</sub>  | eUSCI input clock frequency                        | Internal: SMCLK or MODCLK,<br>External: UCLK,<br>Duty cycle = 50% ±10% | 2.0 V, 3.0 V    | 16      | MHz  |
| f <sub>BITCLK</sub> | BITCLK clock frequency (equals baud rate in Mbaud) |  | 2.0 V, 3.0 V    | 5       | MHz  |

Table 5-15 lists the switching characteristics of the eUSCI in UART mode.

#### Table 5-15. eUSCI (UART Mode) Switching Characteristics

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER  | TEST CONDITIONS    | V <sub>CC</sub> | MIN TYP MAX | UNIT |  |
|--|--------------------|-----------------|-------------|------|--|
|  | UCGLITx = 0        |                 | 12          |      |  |
| t LIART receive decilitate time (1)                      | UCGLITx = 1 2.0 V. | 40              |             |      |  |
| t <sub>t</sub> UART receive deglitch time <sup>(1)</sup> | UCGLITx = 2        | 3.0 V           | 68          | ns   |  |
|  | UCGLITx = 3        |                 | 110         | 1    |  |

<sup>(1)</sup> Pulses on the UART receive input (UCxRX) shorter than the UART receive deglitch time are suppressed. To make sure that pulses are correctly recognized, their duration must exceed the maximum specification of the deglitch time.

Table 5-16 lists the clock frequency of the eUSCI in SPI master mode.

#### Table 5-16. eUSCI (SPI Master Mode) Clock Frequency

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

|                    | PARAMETER                   | CONDITIONS  | MIN | MAX | UNIT |
|--------------------|-----------------------------|---|-----|-----|------|
| f <sub>eUSCI</sub> | eUSCI input clock frequency | Internal: SMCLK or MODCLK,<br>Duty cycle = 50% ±10% |     | 8   | MHz  |

Table 5-17 lists the switching characteristics of the eUSCI in SPI master mode.

# Table 5-17. eUSCI (SPI Master Mode) Switching Characteristics

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (1)

|                       | PARAMETER                                  | TEST CONDITIONS                                 | V <sub>CC</sub> | MIN | MAX | UNIT          |  |
|-----------------------|--|---|-----------------|-----|-----|---------------|--|
| t <sub>STE,LEAD</sub> | STE lead time, STE active to clock         | UCSTEM = 1, UCMODEx = 01 or 10                  |                 | 1   |     | UCxCLK cycles |  |
| t <sub>STE,LAG</sub>  | STE lag time, last clock to STE inactive   | UCSTEM = 1, UCMODEx = 01 or 10                  |                 | 1   |     | UCxCLK cycles |  |
|                       | SOMI input data setup time                 |   | 2.0 V           | 47  |     | 20            |  |
| t <sub>SU,MI</sub>    |  |   | 3.0 V           | 35  |     | ns            |  |
|                       | COMI in part data hald time                |   | 2.0 V           | 0   |     | 20            |  |
| t <sub>HD,MI</sub>    | SOMI input data hold time                  |   | 3.0 V           | 0   |     | ns            |  |
|                       | SIMO output data valid time <sup>(2)</sup> | LICLK adds to SIMO valid C 20 pF                | 2.0 V           |     | 20  |               |  |
| t <sub>VALID,MO</sub> | SIMO output data valid time                | UCLK edge to SIMO valid, C <sub>L</sub> = 20 pF | 3.0 V           |     | 20  | ns            |  |
|                       | SIMO output data hold time <sup>(3)</sup>  | 0 00 75   | 2.0 V           | 0   |     | 20            |  |
| t <sub>HD,MO</sub>    | Silvio output data noid time (*)           | $C_L = 20 \text{ pF}$                           | 3.0 V           | 0   |     | ns            |  |

 <sup>(1)</sup> f<sub>UCxCLK</sub> = 1/2t<sub>LO/HI</sub> with t<sub>LO/HI</sub> = max(t<sub>VALID,MO(eUSCI)</sub> + t<sub>SU,SI(Slave)</sub>, t<sub>SU,MI(eUSCI)</sub> + t<sub>VALID,SO(Slave)</sub>)
 For the slave parameters t<sub>SU,SI(Slave)</sub> and t<sub>VALID,SO(Slave)</sub>, see the SPI parameters of the attached slave.
 (2) Specifies the time to drive the next valid data to the SIMO output after the output changing UCLK clock edge. See the timing diagrams

in Figure 5-10 and Figure 5-11.

Specifies how long data on the SIMO output is valid after the output changing UCLK clock edge. Negative values indicate that the data on the SIMO output can become invalid before the output changing clock edge observed on UCLK. See the timing diagrams in Figure 5-10 and Figure 5-11.




Figure 5-10. SPI Master Mode, CKPH = 0



Figure 5-11. SPI Master Mode, CKPH = 1



Table 5-18 lists the switching characteristics of the eUSCI in SPI slave mode.

### Table 5-18. eUSCI (SPI Slave Mode) Switching Characteristics

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)(1)

|                       | PARAMETER  | TEST CONDITIONS          | V <sub>CC</sub> | MIN | MAX | UNIT |
|-----------------------|--|--------------------------|-----------------|-----|-----|------|
|                       | STE lead time, STE active to clock   |                          | 2.0 V           | 55  |     |      |
| t <sub>STE,LEAD</sub> |  |                          | 3.0 V           | 45  |     | ns   |
|                       |  |                          | 2.0 V           | 20  |     |      |
| t <sub>STE,LAG</sub>  | STE lag time, last clock to STE inactive   |                          | 3.0 V           | 20  |     | ns   |
| t                     | 0.75   |                          | 2.0 V           |     | 65  |      |
| t <sub>STE,ACC</sub>  | STE access time, STE active to SOMI data out   |                          | 3.0 V           |     | 40  | ns   |
| t <sub>STE,DIS</sub>  | STE disable time, STE inactive to SOMI high impedance  |                          | 2.0 V           |     | 40  | ns   |
|                       |  |                          | 3.0 V           |     | 35  |      |
|                       | SIMO input data setup time   |                          | 2.0 V           | 8   |     | ns   |
| t <sub>SU,SI</sub>    |  |                          | 3.0 V           | 6   |     |      |
|                       | 0010   |                          | 2.0 V           | 12  |     |      |
| t <sub>HD,SI</sub>    | SIMO input data hold time  | input data noid time     |                 | 12  |     | ns   |
|                       | COMI autout data valid time (2)  | UCLK edge to SOMI valid, | 2.0 V           |     | 68  |      |
| t <sub>VALID,SO</sub> | SOMI output data valid time $^{(2)}$ SOMI output data valid time $^{(2)}$ C <sub>L</sub> = 20 pF |                          | 3.0 V           |     | 42  | ns   |
|                       | COMI output data hald time (3)   | C 20 nF                  | 2.0 V           | 5   |     |      |
| t <sub>HD,SO</sub>    | SOMI output data hold time (3)   | $C_L = 20 \text{ pF}$    | 3.0 V           | 5   |     | ns   |

 $f_{UCxCLK} = 1/2 t_{LO/HI} \text{ with } t_{LO/HI} \geq \max(t_{VALID,MO(Master)} + t_{SU,SI(eUSCI)}, t_{SU,MI(Master)} + t_{VALID,SO(eUSCI)})$  For the master parameters  $t_{SU,MI(Master)}$  and  $t_{VALID,MO(Master)}$ , see the SPI parameters of the attached master. Specifies the time to drive the next valid data to the SOMI output after the output changing UCLK clock edge. See the timing diagrams (1)

in Figure 5-12 and Figure 5-13.

<sup>(3)</sup> Specifies how long data on the SOMI output is valid after the output changing UCLK clock edge. See the timing diagrams in Figure 5-12 and Figure 5-13.




Figure 5-12. SPI Slave Mode, CKPH = 0




Figure 5-13. SPI Slave Mode, CKPH = 1



Table 5-19 lists the switching characteristics of the eUSCI (I<sup>2</sup>C mode).

# Table 5-19. eUSCI (I<sup>2</sup>C Mode) Switching Characteristics

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 5-14)

|                      | PARAMETER                              | TEST CONDITIONS  | V <sub>CC</sub> | MIN  | TYP | MAX | TINU |
|----------------------|--|--|-----------------|------|-----|-----|------|
| f <sub>eUSCI</sub>   | eUSCI input clock frequency            | Internal: SMCLK or MODCLK,<br>External: UCLK,<br>Duty cycle = 50% ±10% |                 |      |     | 16  | MHz  |
| f <sub>SCL</sub>     | SCL clock frequency                    |  | 2.0 V, 3.0 V    | 0    |     | 400 | kHz  |
|                      | Hold time (reported) START             | f <sub>SCL</sub> = 100 kHz   | 201/201/        | 4.0  |     |     | μs   |
| t <sub>HD,STA</sub>  | Hold time (repeated) START             | f <sub>SCL</sub> > 100 kHz   | 2.0 V, 3.0 V    | 0.6  |     |     |      |
|                      | Setup time for a repeated START        | f <sub>SCL</sub> = 100 kHz   | 2.0 V, 3.0 V    | 4.7  |     |     | μs   |
| t <sub>SU,STA</sub>  | Setup time for a repeated START        | f <sub>SCL</sub> > 100 kHz   | 2.0 v, 3.0 v    | 0.6  |     |     |      |
| t <sub>HD,DAT</sub>  | Data hold time                         |  | 2.0 V, 3.0 V    | 0    |     |     | ns   |
| t <sub>SU,DAT</sub>  | Data setup time                        |  | 2.0 V, 3.0 V    | 250  |     |     | ns   |
|                      | Setup time for STOP                    | f <sub>SCL</sub> = 100 kHz   | 2.0 V, 3.0 V    | 4.0  |     |     |      |
| t <sub>SU,STO</sub>  | Setup time for STOP                    | f <sub>SCL</sub> > 100 kHz   | 2.0 V, 3.0 V    | 0.6  |     |     | μs   |
|                      |  | UCGLITx = 0  |                 | 50   |     | 600 |      |
|                      | Pulse duration of spikes suppressed by | UCGLITx = 1  | 201/201/        | 25   |     | 300 | ns   |
| t <sub>SP</sub>      | input filter                           | UCGLITx = 2  | 2.0 V, 3.0 V    | 12.5 |     | 150 |      |
|                      |  | UCGLITx = 3  |                 | 6.3  |     | 75  |      |
|                      |  | UCCLTOx = 1  |                 |      | 27  |     |      |
| t <sub>TIMEOUT</sub> | Clock low time-out                     | UCCLTOx = 2  | 2.0 V, 3.0 V    |      | 30  |     | ms   |
|                      |  | UCCLTOx = 3  |                 |      | 33  |     |      |




Figure 5-14. I<sup>2</sup>C Mode Timing



# 5.12.8 ADC

Table 5-20 lists the characteristics of the ADC power supply and input range conditions.

## Table 5-20. ADC, Power Supply and Input Range Conditions

over operating free-air temperature range (unless otherwise noted)

|                   | PARAMETER   | TEST CONDITIONS  | V <sub>CC</sub> | MIN | TYP | MAX     | UNIT     |
|-------------------|---|--|-----------------|-----|-----|---------|----------|
| $DV_CC$           | ADC supply voltage  |  |                 | 2.0 |     | 3.6     | V        |
| V <sub>(Ax)</sub> | Analog input voltage range  | All ADC pins   |                 | 0   |     | $DV_CC$ | <b>V</b> |
|                   | Operating supply current into   | f <sub>ADCCLK</sub> = 5 MHz, ADCON = 1,<br>REFON = 0, SHT0 = 0, SHT1 = 0,<br>ADCDIV = 0, ADCCONSEQx = 10b          | 2 V             |     | 185 |         |          |
| I <sub>ADC</sub>  | DVCC terminal, reference current not included, repeat-single-channel mode |  | 3 V             |     | 207 |         | μΑ       |
| Cı                | Input capacitance   | Only one terminal Ax can be selected at one time from the pad to the ADC capacitor array, including wiring and pad | 2.2 V           |     | 2.5 | 3.5     | pF       |
| $R_{I,MUX}$       | Input MUX ON resistance   | $DV_{CC} = 2 \text{ V}, 0 \text{ V} \leq V_{Ax} \leq DV_{CC}$  |                 |     |     | 2       | kΩ       |
| $R_{I,Misc}$      | Input miscellaneous resistance  |  |                 |     | 34  |         | kΩ       |

Table 5-21 lists the ADC 10-bit timing parameters.

# Table 5-21. ADC, 10-Bit Timing Parameters

over operating free-air temperature range (unless otherwise noted)

|                     | PARAMETER                        | TEST CONDITIONS   | V <sub>CC</sub> | MIN  | TYP                             | MAX  | UNIT |
|---------------------|----------------------------------|---|-----------------|------|---------------------------------|------|------|
| f <sub>ADCCLK</sub> |                                  | For specified performance of ADC linearity parameters   | 2 V to<br>3.6 V | 0.45 | 5                               | 5.5  | MHz  |
| f <sub>ADCOSC</sub> | Internal ADC oscillator (MODOSC) | ADCDIV = 0, f <sub>ADCCLK</sub> = f <sub>ADCOSC</sub>   | 2 V to<br>3.6 V | 3.8  | 4.8                             | 5.8  | MHz  |
| tconvert            | Conversion time                  | REFON = 0, Internal oscillator,<br>10 ADCCLK cycles, 10-bit mode,<br>f <sub>ADCOSC</sub> = 4.5 MHz to 5.5 MHz                     | 2 V to<br>3.6 V | 2.18 |                                 | 2.67 | μs   |
|                     |                                  | External $f_{ADCCLK}$ from ACLK, MCLK, or SMCLK, ADCSSEL $\neq 0$   | 2 V to<br>3.6 V |      | 12 x<br>1 / f <sub>ADCCLK</sub> |      |      |
| t <sub>ADCON</sub>  | Turn-on settling time of the ADC | The error in a conversion started after t <sub>ADCON</sub> is less than ±0.5 LSB. Reference and input signal are already settled. |                 |      |                                 | 100  | ns   |
|                     |                                  | $R_S = 1000 \Omega$ , $R_I^{(1)} = 36000 \Omega$ , $C_I = 3.5 pF$ ,   | 2 V             | 1.5  |                                 |      |      |
| t <sub>Sample</sub> | Sampling time                    | Approximately 8 Tau (t) are required for an error of less than ±0.5 LSB <sup>(2)</sup>  | 3 V             | 2.0  |                                 |      | μs   |

 $<sup>\</sup>begin{array}{ll} (1) & R_I = R_{I,MUX} + R_{I,Misc} \\ (2) & t_{Sample} = In(2^{n+1}) \times \tau, \text{ where } n = ADC \text{ resolution, } \tau = (R_I + R_S) \times C_I \end{array}$ 



Table 5-22 lists the ADC 10-bit linearity parameters.

#### Table 5-22. ADC, 10-Bit Linearity Parameters

over operating free-air temperature range (unless otherwise noted)

|                      | PARAMETER   | TEST CONDITIONS   | V <sub>CC</sub> | MIN   | TYP  | MAX  | UNIT  |
|----------------------|---|---|-----------------|-------|------|------|-------|
| _                    | Integral linearity error (10-bit mode)                      | Veref+ reference  | 2.4 V to 3.6 V  | -2    |      | 2    | LSB   |
| Eı                   | Integral linearity error (8-bit mode)                       | verei+ reierence  | 2.0 V to 3.6 V  | -2    |      | 2    | LOD   |
| _                    | Differential linearity error (10-bit mode)                  | Veref+ reference  | 2.4 V to 3.6 V  | -1    |      | 1    | LSB   |
| E <sub>D</sub>       | Differential linearity error (8-bit mode)                   | verei+ reierence  | 2.0 V to 3.6 V  |       |      | 1    | LOD   |
| _                    | Offset error (10-bit mode)                                  | Veref+ reference  | 2.4 V to 3.6 V  | -6.5  |      | 6.5  | mV    |
| E <sub>O</sub>       | Offset error (8-bit mode)                                   | verei+ reierence  | 2.0 V to 3.6 V  | -6.5  |      | 6.5  | mv    |
|                      | Coin array (40 hit and do)                                  | Veref+ as reference   | 2.4 V to 3.6 V  | -2.0  |      | 2.0  | LSB   |
| _                    | Gain error (10-bit mode)                                    | Internal 1.5-V reference  | 2.4 V to 3.6 V  | -3.0% |      | 3.0% |       |
| E <sub>G</sub>       | Coin array (0 hit made)                                     | Veref+ as reference   | 2.0 V to 3.6 V  | -2.0  |      | 2.0  | LSB   |
|                      | Gain error (8-bit mode)                                     | Internal 1.5-V reference  | 2.0 V to 3.6 V  | -3.0% |      | 3.0% |       |
|                      | Total unadjusted error (10-bit mode)    Veref+ as reference | -2.0  |                 | 2.0   | LSB  |      |       |
| _                    |   | 2.4 V to 3.6 V  | -3.0%           |       | 3.0% |      |       |
| E <sub>T</sub>       | Total was divisted among (O bit made)                       | Veref+ as reference   | 0.03/1-0.03/    | -2.0  |      | 2.0  | LSB   |
|                      | Total unadjusted error (8-bit mode)                         | Internal 1.5-V reference  | 2.0 V to 3.6 V  | -3.0% |      | 3.0% |       |
| V <sub>SENSOR</sub>  | See <sup>(1)</sup>  | ADCON = 1, INCH = 0Ch,<br>T <sub>A</sub> = 0°C  | 3 V             |       | 913  |      | mV    |
| TC <sub>SENSOR</sub> | See (2)   | ADCON = 1, INCH = 0Ch   | 3 V             |       | 3.35 |      | mV/°C |
| t <sub>SENSOR</sub>  | Sample time required if channel 12 is selected (3)          | ADCON = 1, INCH = 0Ch,<br>Error of conversion result<br>≤1 LSB,<br>AM and all LPMs above LPM3 | 3 V             | 30    |      |      | μs    |
| (sample)             |   | ADCON = 1, INCH = 0Ch,<br>Error of conversion result<br>≤1 LSB, LPM3                          | 3 V             | 100   |      |      | ·     |

<sup>(1)</sup> The temperature sensor offset can vary significantly. TI recommends a single-point calibration to minimize the offset error of the built-in temperature sensor.

<sup>(2)</sup> The device descriptor structure contains calibration values for 30°C and 85°C for each available reference voltage level. The sensor voltage can be computed as V<sub>SENSOR</sub> × (Temperature, °C) + V<sub>SENSOR</sub>, where TC<sub>SENSOR</sub> and V<sub>SENSOR</sub> can be computed from the calibration values for higher accuracy.

<sup>(3)</sup> The typical equivalent impedance of the sensor is 700 kΩ. The sample time required includes the sensor on time, t<sub>SENSOR(on)</sub>.



# 5.12.9 Enhanced Comparator (eCOMP)


Table 5-23 lists the characteristics of eCOMP0.

#### Table 5-23. eCOMP0

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

|                        | PARAMETER                                | TEST CONDITIONS  | MIN  | TYP | MAX      | UNIT |
|------------------------|--|--|------|-----|----------|------|
| V <sub>CC</sub>        | Supply voltage                           |  | 2.0  |     | 3.6      | V    |
| V <sub>IC</sub>        | Common-mode input range                  |  | 0    |     | $V_{CC}$ | V    |
|                        |  | CPEN = 1, CPHSEL = 00  |      | 0   |          |      |
|                        | DC input hysteresis                      | CPEN = 1, CPHSEL = 01  |      | 10  |          | >/   |
| $V_{HYS}$              | DC input nysteresis                      | CPEN = 1, CPHSEL = 10  |      | 20  |          | mV   |
|                        |  | CPEN = 1, CPHSEL = 11  |      | 30  |          |      |
| V                      | lanut effect velters                     | CPEN = 1, CPMSEL = 0   | -30  |     | +30      | \/   |
| V <sub>OFFSET</sub>    | Input offset voltage                     | CPEN = 1, CPMSEL = 1   | -40  |     | +40      | mV   |
|                        | Quiescent current draw from              | $V_{IC} = V_{CC} / 2$ , CPEN = 1, CPMSEL = 0   |      | 24  | 35       | ^    |
| ICOMP                  | V <sub>CC</sub> , only comparator        | V <sub>IC</sub> = V <sub>CC</sub> / 2, CPEN = 1, CPMSEL = 1  |      | 1.6 | 5        | μA   |
| C <sub>IN</sub>        | Input channel capacitance <sup>(1)</sup> |  |      | 1   |          | pF   |
| D                      | land the same lands are interest         | On (switch closed)   |      | 10  | 20       | kΩ   |
| R <sub>IN</sub>        | Input channel series resistance          | Off (switch open)  | 50   |     |          | МΩ   |
| t <sub>PD</sub>        | Propagation delay, response time         | CPMSEL = 0, CPFLT = 0, $V_{IC} = V_{CC} / 2$ , Overdrive = 20 mV   |      |     | 1        |      |
|                        |  | CPMSEL = 1, CPFLT = 0, $V_{IC} = V_{CC} / 2$ , Overdrive = 20 mV   |      | 3.2 |          | μs   |
|                        |  | CPEN = 0→1, CPMSEL = 0, V+ and V- from pads,<br>Overdrive = 20 mV  | 8.5  |     |          |      |
| t <sub>EN_CP</sub>     | Comparator enable time                   | CPEN = 0→1, CPMSEL = 1, V+ and V- from pads,<br>Overdrive = 20 mV  |      | 1.4 |          | μs   |
|                        | Comparator with reference DAC            | CPEN = $0\rightarrow 1$ , CPDACEN = $0\rightarrow 1$ , CPMSEL = $0$ , CPDACREFS = $1$ , CPDACBUF1 = $0$ F, Overdrive = $20$ mV |      | 8.5 |          |      |
| <sup>T</sup> EN_CP_DAC | enable time                              | CPEN = $0$ →1, CPDACEN = $0$ →1, CPMSEL = 1,<br>CPDACREFS = 1, CPDACBUF1 = $0$ F,<br>Overdrive = $20$ mV                       |      | 101 |          | μs   |
|                        |  | CPMSEL = 0, CPFLTDY = 00, Overdrive = 20 mV, CPFLT = 1   |      | 0.7 |          |      |
| t <sub>FDLY</sub>      | Propagation delay with analog            | CPMSEL = 0, CPFLTDY = 01, Overdrive = 20 mV, CPFLT = 1   |      | 1.1 |          |      |
|                        | filter active                            | CPMSEL = 0, CPFLTDY = 10, Overdrive = 20 mV, CPFLT = 1   |      | 1.9 |          | μs   |
|                        |  | CPMSEL = 0, CPFLTDY = 11, Overdrive = 20 mV, CPFLT = 1   |      | 3.4 |          |      |
| INL                    | Integral nonlinearity                    |  | -0.5 |     | 0.5      | LSB  |
| DNL                    | Differential nonlinearity                |  | -0.5 |     | 0.5      | LSB  |

### (1) eCOMP C<sub>IN,</sub> model, see Figure 5-15 for details.



V<sub>i</sub> = External source voltage

R<sub>s</sub> = External source resistance

R = Internal MUX-on input resistance

C<sub>IN</sub> = Input capacitance

C<sub>PAD</sub> = PAD capacitance

 $C_{\text{\tiny Pext}}$  = Parasitic capacitance, external

V<sub>c</sub> = Capacitance-charging voltage

Figure 5-15. eCOMP Input Circuit

#### www.ti.com

# 5.12.10 Smart Analog Combo (SAC)

Table 5-24 lists the characteristics of SAC0 (SAC-L1, OA).

# Table 5-24. SAC0 (SAC-L1, OA)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

|                      | PARAMETER                                | TEST CONDITIONS  | MIN  | TYP | MAX                   | UNIT    |  |
|----------------------|--|--|------|-----|-----------------------|---------|--|
| $V_{CC}$             | Supply voltage                           |  | 2.0  |     | 3.6                   | V       |  |
| Vos                  | Input offset voltage                     |  | -5   |     | 5                     | mV      |  |
| 4\/ /4T              | Officet deift                            | OAPM = 0   |      | 3   |                       | \//°C   |  |
| dV <sub>OS</sub> /dT | Offset drift                             | OAPM = 1   |      | 5   |                       | μV/°C   |  |
| I <sub>B</sub>       | Input bias current                       |  |      | 50  |                       | pA      |  |
| V <sub>CM</sub>      | Input voltage range                      |  | -0.1 |     | V <sub>CC</sub> + 0.1 | V       |  |
|                      | Outcoant current                         | OAPM = 0   |      | 350 |                       |         |  |
| I <sub>IDD</sub>     | Quiescent current                        | OAPM = 1   |      | 120 |                       | μA      |  |
|                      | Input noise voltage, f = 0.1 Hz to 10 Hz | Vin = V <sub>CC</sub> / 2, OAPM = 0                                |      | 40  |                       | μV      |  |
| E <sub>NI</sub>      | Input noise voltage density, f = 1 kHz   | Vin = V <sub>CC</sub> / 2, OAPM = 0                                |      | 40  |                       | ->4/-/- |  |
|                      | Input noise voltage, f = 10 kHz          | Vin = V <sub>CC</sub> / 2, OAPM = 0                                |      | 20  |                       | nV/√Hz  |  |
| CMDD                 |  | OAPM = 0   |      | 70  |                       | J.      |  |
| CMRR                 | Common-mode rejection ratio              | OAPM = 1   |      | 80  |                       | dB      |  |
| DCDD                 | Device comply as instinct and in         | OAPM = 0   |      | 70  |                       | J.      |  |
| PSRR                 | Power supply rejection ratio             | OAPM = 1   | 80   |     |                       | dB      |  |
| CDM                  | Cain bandwidth                           | OAPM = 0   |      | 4   |                       | NAL 1-  |  |
| GBW                  | Gain bandwidth                           | OAPM = 1   |      | 1.4 |                       | MHz     |  |
| ^                    | Ones less valtes asia                    | OAPM = 0   |      | 100 |                       | J.      |  |
| A <sub>OL</sub>      | Open-loop voltage gain                   | OAPM = 1   |      | 100 |                       | dB      |  |
| φм                   | Phase margin                             | $C_L = 50 \text{ pF}$ , $R_L = 2 \text{ k}\Omega$                  |      | 65  |                       | deg     |  |
|                      | Desirius alauvusta                       | $C_L = 50 \text{ pF, OAPM} = 0$                                    |      | 3   |                       | 1///    |  |
|                      | Positive slew rate                       | C <sub>L</sub> = 50 pF, OAPM = 1                                   | 1    |     |                       | V/us    |  |
| C <sub>in</sub>      | Input capacitance                        | Common mode  |      | 2   |                       | pF      |  |
| Vo                   | Voltage output swing from supply rails   | $R_L = 10 \text{ k}\Omega$   |      | 40  | 100                   | mV      |  |
| t                    | OA settling time                         | To 0.1% final value, $G = +1$ , 1-V setup, $C_L = 50$ pF, OAPM = 0 |      | 1   |                       | 116     |  |
| t <sub>ST</sub>      | OA Setunig time                          | To 0.1% final value, $G = +1$ , 1-V setup, $C_L = 50$ pF, OAPM = 1 |      | 4.5 |                       | μs      |  |



# 5.12.11 Transimpedance Amplifier (TIA)

Table 5-25 lists the characteristics of TIA0.

**Table 5-25. TIA0** 

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

|                      | PARAMETER                                | TEST CONDITIONS   | MIN      | TYP | MAX                 | UNIT               |
|----------------------|--|---|----------|-----|---------------------|--------------------|
| V <sub>CC</sub>      | Supply voltage                           |   | 2.0      |     | 3.6                 | V                  |
| Vos                  | Input offset voltage                     |   | -5       |     | 5                   | mV                 |
| -1\                  | Office desire                            | TRIPM = 0   |          | 3   |                     | \//°C              |
| av <sub>OS</sub> /a1 | Offset drift                             | TRIPM = 1   |          | 5   |                     | μV/°C              |
| I <sub>B</sub>       | Input bias current                       | V <sub>B</sub> = 0 V, TSSOP-16 package with OA-<br>dedicated pin input (see Figure 4-2) |          | 5   |                     | рА                 |
|                      |  | TSSOP-20 and VQFN-16 packages   |          | 50  |                     | pA                 |
| $V_{CM}$             | Input voltage range                      |   | -0.1     |     | V <sub>CC</sub> / 2 | V                  |
|                      | Quiescent current                        | TRIPM = 0   |          | 350 |                     |                    |
| I <sub>IDD</sub>     | Quiescent current                        | TRIPM = 1   |          | 120 |                     | μA                 |
|                      | Input noise voltage, f = 0.1 Hz to 10 Hz | $Vin = V_{CC} / 2$ , $TRIPM = 0$  |          | 40  |                     | μV                 |
| E <sub>NI</sub>      | Input noise voltage density, f = 1 kHz   | $Vin = V_{CC} / 2$ , $TRIPM = 0$  |          | 40  |                     | nV/√ <del>Hz</del> |
|                      | Input noise voltage, f = 10 kHz          | $Vin = V_{CC} / 2$ , $TRIPM = 0$  |          | 16  |                     |                    |
| CMRR                 | Common-mode rejection ratio              | TRIPM = 0   | 80       |     | dB                  |                    |
| CIVIKK               | Common-mode rejection ratio              | TRIPM = 1   | 70       |     |                     | uБ                 |
| PSRR                 | Davisa avanti sainatian sati             | TRIPM = 0   | 80<br>70 |     |                     | dB                 |
| PSKK                 | Power supply rejection ratio             | TRIPM = 1   |          |     | ub                  |                    |
| GBW                  | Gain bandwidth                           | TRIPM = 0   | 5        |     |                     | MHz                |
| GBW                  | Gain bandwidth                           | TRIPM = 1   |          | 1.8 |                     | IVITZ              |
| ^                    | On an langualtana main                   | TRIPM = 0   |          | 100 |                     | ٦D                 |
| A <sub>OL</sub>      | Open-loop voltage gain                   | TRIPM = 1   |          | 100 |                     | dB                 |
|                      | Dhana manin                              | $C_L = 50 \text{ pF}$ , $R_L = 2 \text{ k}\Omega$ , $TRIPM = 0$                         |          | 40  |                     | d = 4.             |
| φм                   | Phase margin                             | $C_L = 50 \text{ pF}$ , $R_L = 2 \text{ k}\Omega$ , $TRIPM = 1$                         |          | 70  |                     | deg                |
|                      | Decitive along rate                      | C <sub>L</sub> = 50 pF, TRIPM = 0   |          | 4   |                     | 1//                |
|                      | Positive slew rate                       | C <sub>L</sub> = 50 pF, TRIPM = 1   |          | 1   |                     | V/µs               |
| C <sub>in</sub>      | Input capacitance                        | Common mode   |          | 7   |                     | pF                 |
| Vo                   | Voltage output swing from supply rails   | $R_L = 10 \text{ k}\Omega$  |          | 40  | 100                 | mV                 |
| tor                  | TIA settling time                        | To 0.1% final value, G = +1, 1-V setup, $C_L = 50$ pF, TRIPM = 0                        | 3        |     |                     |                    |
| t <sub>ST</sub>      | TIM Setuing time                         | To 0.1% final value, G = +1, 1-V setup, $C_L = 50$ pF, TRIPM = 1                        |          | 5   |                     | μs                 |



### 5.12.12 FRAM

Table 5-26 lists the characteristics of the FRAM.

#### Table 5-26. FRAM

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

|                        | PARAMETER                                      | TEST CONDITIONS       | MIN              | TYP                              | MAX | UNIT   |
|------------------------|--|-----------------------|------------------|----------------------------------|-----|--------|
|                        | Read and write endurance                       |                       | 10 <sup>15</sup> |                                  |     | cycles |
|                        |  | T <sub>J</sub> = 25°C | 100              |                                  |     |        |
| t <sub>Retention</sub> | t <sub>Retention</sub> Data retention duration | T <sub>J</sub> = 70°C | 40               |                                  |     | years  |
|                        |  | T <sub>J</sub> = 85°C | 10               |                                  |     |        |
| I <sub>WRITE</sub>     | Current to write into FRAM                     |                       |                  | I <sub>READ</sub> <sup>(1)</sup> |     | nA     |
| I <sub>ERASE</sub>     | Erase current                                  |                       |                  | N/A <sup>(2)</sup>               |     | nA     |
| t <sub>WRITE</sub>     | Write time                                     |                       |                  | t <sub>READ</sub> (3)            |     | ns     |
| 4                      | Read time                                      | NWAITSx = 0           | 1/f;             | SYSTEM (4)                       |     | no     |
| t <sub>READ</sub>      | reau ume                                       | NWAITSx = 1           | 2/f              | SYSTEM (4)                       |     | ns     |

<sup>(1)</sup> Writing to FRAM does not require a setup sequence or additional power when compared to reading from FRAM. The FRAM read current I<sub>READ</sub> is included in the active mode current consumption numbers I<sub>AM, FRAM</sub>.

<sup>(2)</sup> FRAM does not require a special erase sequence.

<sup>3)</sup> Writing into FRAM is as fast as reading.

<sup>(4)</sup> The maximum read (and write) speed is specified by f<sub>SYSTEM</sub> using the appropriate wait state settings (NWAITSx).



### 5.12.13 Emulation and Debug

Table 5-27 lists the characteristics of the 2-wire Spy-Bi-Wire interface.

### Table 5-27. JTAG, Spy-Bi-Wire Interface

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 5-16)

|                            | PARAMETER  | V <sub>cc</sub> | MIN   | TYP | MAX | UNIT |
|----------------------------|--|-----------------|-------|-----|-----|------|
| f <sub>SBW</sub>           | Spy-Bi-Wire input frequency  | 2.0 V, 3.0 V    | 0     |     | 8   | MHz  |
| t <sub>SBW,Low</sub>       | Spy-Bi-Wire low clock pulse duration   | 2.0 V, 3.0 V    | 0.028 |     | 15  | μs   |
| t <sub>SU,SBWTDIO</sub>    | SBWTDIO setup time (before falling edge of SBWTCK in TMS and TDI slot Spy-Bi-Wire) | 2.0 V, 3.0 V    | 4     |     |     | ns   |
| t <sub>HD,SBWTDIO</sub>    | SBWTDIO hold time (after rising edge of SBWTCK in TMS and TDI slot Spy-Bi-Wire)    | 2.0 V, 3.0 V    | 19    |     |     | ns   |
| t <sub>Valid,SBWTDIO</sub> | SBWTDIO data valid time (after falling edge of SBWTCK in TDO slot Spy-Bi-Wire)     | 2.0 V, 3.0 V    |       |     | 31  | ns   |
| t <sub>SBW, En</sub>       | Spy-Bi-Wire enable time (TEST high to acceptance of first clock edge) (1)          | 2.0 V, 3.0 V    |       |     | 110 | μs   |
| t <sub>SBW,Ret</sub>       | Spy-Bi-Wire return to normal operation time <sup>(2)</sup>                         |                 | 15    |     | 100 | μs   |
| R <sub>internal</sub>      | Internal pulldown resistance on TEST   | 2.0 V, 3.0 V    | 20    | 35  | 50  | kΩ   |

- Tools that access the Spy-Bi-Wire interface must wait for the t<sub>SBW,En</sub> time after pulling the TEST/SBWTCK pin high before applying the first SBWTCK clock edge.
- (2) Maximum t<sub>SBW,Rst</sub> time after pulling or releasing the TEST/SBWTCK pin low, the Spy-Bi-Wire pins revert from their Spy-Bi-Wire function to their application function. This time applies only if the Spy-Bi-Wire mode was selected.




Figure 5-16. JTAG Spy-Bi-Wire Timing

Table 5-28 lists the characteristics of the JTAG 4-wire interface.

#### Table 5-28. JTAG, 4-Wire Interface

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 5-17)

|                          | PARAMETER   | V <sub>CC</sub> | MIN | TYP | MAX | UNIT |
|--------------------------|---|-----------------|-----|-----|-----|------|
| f <sub>TCK</sub>         | TCK input frequency <sup>(1)</sup>                                  | 2.0 V, 3.0 V    | 0   |     | 10  | MHz  |
| t <sub>TCK,Low</sub>     | Spy-Bi-Wire low clock pulse duration                                | 2.0 V, 3.0 V    | 15  |     |     | ns   |
| t <sub>TCK,high</sub>    | Spy-Bi-Wire high clock pulse duration                               | 2.0 V, 3.0 V    | 15  |     |     | ns   |
| t <sub>SU,TMS</sub>      | TMS setup time (before rising edge of TCK)                          | 2.0 V, 3.0 V    | 11  |     |     | ns   |
| t <sub>HD,TMS</sub>      | TMS hold time (after rising edge of TCK)                            | 2.0 V, 3.0 V    | 3   |     |     | ns   |
| t <sub>SU,TDI</sub>      | TDI setup time (before rising edge of TCK)                          | 2.0 V, 3.0 V    | 13  |     |     | ns   |
| t <sub>HD,TDI</sub>      | TDI hold time (after rising edge of TCK)                            | 2.0 V, 3.0 V    | 5   |     |     | ns   |
| t <sub>z-Valid,TDO</sub> | TDO high impedance to valid output time (after falling edge of TCK) | 2.0 V, 3.0 V    |     |     | 26  | ns   |
| t <sub>Valid,TDO</sub>   | TDO to new valid output time (after falling edge of TCK)            | 2.0 V, 3.0 V    |     |     | 26  | ns   |
| t <sub>Valid-Z,TDO</sub> | TDO valid to high-impedance output time (after falling edge of TCK) | 2.0 V, 3.0 V    |     |     | 26  | ns   |
| t <sub>JTAG,Ret</sub>    | Spy-Bi-Wire return to normal operation time                         |                 | 15  |     | 100 | μs   |
| R <sub>internal</sub>    | Internal pulldown resistance on TEST                                | 2.0 V, 3.0 V    | 20  | 35  | 50  | kΩ   |

(1) Tools that access the Spy-Bi-Wire interface must wait for the t<sub>SBW,En</sub> time after pulling the TEST/SBWTCK pin high before applying the first SBWTCK clock edge.




Figure 5-17. JTAG 4-Wire Timing

# 6 Detailed Description

#### 6.1 Overview

The MSP430FR231x FRAM MCU features a powerful 16-bit RISC CPU, 16-bit registers, and constant generators that contribute to maximum code efficiency. The DCO also allows the device to wake up from low-power modes to active mode typically in less than 10 µs. The feature set of this microcontroller is ideal for applications ranging from smoke detectors to portable health and fitness accessories.

#### 6.2 CPU

The MSP430 CPU has a 16-bit RISC architecture that is highly transparent to the application. All operations, other than program-flow instructions, are performed as register operations in conjunction with seven addressing modes for source operand and four addressing modes for destination operand.

The CPU is integrated with 16 registers that provide reduced instruction execution time. The register-to-register operation execution time is one cycle of the CPU clock.

Four of the registers, R0 to R3, are dedicated as program counter (PC), stack pointer (SP), status register (SR), and constant generator (CG), respectively. The remaining registers are general-purpose registers.

Peripherals are connected to the CPU using data, address, and control buses, and can be handled with all instructions.

# 6.3 Operating Modes

The MSP430 has one active mode and several software-selectable low-power modes of operation (see Table 6-1). An interrupt event can wake up the device from low-power mode (LPM0, LPM3, or LPM4), service the request, and restore back to the low-power mode on return from the interrupt program. Low-power modes LPM3.5 and LPM4.5 disable the core supply to minimize power consumption.

**Table 6-1. Operating Modes** 

|                |                    | AM                 | LPM0               | LPM3  | LPM4                   | LPM3.5                                      | LPM4.5               |
|----------------|--------------------|--------------------|--------------------|---|------------------------|---|----------------------|
| MODE           |                    | ACTIVE<br>MODE     | CPU OFF            | STANDBY                                     | OFF                    | ONLY RTC<br>COUNTER                         | SHUTDOWN             |
| Maximum syste  | m clock            | 16 MHz             | 16 MHz             | 40 kHz                                      | 0                      | 40 kHz                                      | 0                    |
| Power consump  | otion at 25°C, 3 V | 126 μA/MHz         | 40 μA/MHz          | 1.11 µA with<br>RTC counter<br>only in LFXT | 0.45 μA<br>without SVS | 0.71 µA with<br>RTC counter<br>only in LFXT | 32 nA<br>without SVS |
| Wake-up time   |                    | N/A                | instant            | 10 µs                                       | 10 µs                  | 350 µs                                      | 350 µs               |
| Wake-up events | 8                  | N/A                | All                | All   | I/O                    | RTC Counter I/O                             | I/O                  |
| _              | Regulator          | Full<br>Regulation | Full<br>Regulation | Partial Power<br>Down                       | Partial Power<br>Down  | Partial Power<br>Down                       | Power Down           |
| Power          | SVS                | On                 | On                 | Optional                                    | Optional               | Optional                                    | Optional             |
|                | Brownout           | On                 | On                 | On  | On                     | On  | On                   |



# **Table 6-1. Operating Modes (continued)**

|                      |                              | AM             | LPM0     | LPM3       | LPM4               | LPM3.5              | LPM4.5     |
|----------------------|------------------------------|----------------|----------|------------|--------------------|---------------------|------------|
|                      | MODE                         | ACTIVE<br>MODE | CPU OFF  | STANDBY    | OFF                | ONLY RTC<br>COUNTER | SHUTDOWN   |
|                      | MCLK                         | Active         | Off      | Off        | Off                | Off                 | Off        |
|                      | SMCLK                        | Optional       | Optional | Off        | Off                | Off                 | Off        |
|                      | FLL                          | Optional       | Optional | Off        | Off                | Off                 | Off        |
|                      | DCO                          | Optional       | Optional | Off        | Off                | Off                 | Off        |
| Clock <sup>(1)</sup> | MODCLK                       | Optional       | Optional | Off        | Off                | Off                 | Off        |
| Clock                | REFO                         | Optional       | Optional | Optional   | Off                | Off                 | Off        |
|                      | ACLK                         | Optional       | Optional | Optional   | Off                | Off                 | Off        |
|                      | XT1HFCLK <sup>(2)</sup>      | Optional       | Optional | Off        | Off                | Off                 | Off        |
|                      | XT1LFCLK                     | Optional       | Optional | Optional   | Off <sup>(3)</sup> | Optional            | Off        |
|                      | VLOCLK                       | Optional       | Optional | Optional   | Off <sup>(3)</sup> | Optional            | Off        |
|                      | CPU                          | On             | Off      | Off        | Off                | Off                 | Off        |
| 0                    | FRAM                         | On             | On       | Off        | Off                | Off                 | Off        |
| Core                 | RAM                          | On             | On       | On         | On                 | Off                 | Off        |
|                      | Backup Memory (4)            | On             | On       | On         | On                 | On                  | Off        |
|                      | Timer0_B3                    | Optional       | Optional | Optional   | Off                | Off                 | Off        |
|                      | Timer1_B3                    | Optional       | Optional | Optional   | Off                | Off                 | Off        |
|                      | WDT                          | Optional       | Optional | Optional   | Off                | Off                 | Off        |
|                      | eUSCI_A0                     | Optional       | Optional | Optional   | Off                | Off                 | Off        |
|                      | eUSCI_B0                     | Optional       | Optional | Optional   | Off                | Off                 | Off        |
| Peripherals          | CRC                          | Optional       | Optional | Off        | Off                | Off                 | Off        |
|                      | ADC                          | Optional       | Optional | Optional   | Off                | Off                 | Off        |
|                      | eCOMP                        | Optional       | Optional | Optional   | Optional           | Off                 | Off        |
|                      | TIA                          | Optional       | Optional | Optional   | Optional           | Off                 | Off        |
|                      | SAC0                         | Optional       | Optional | Optional   | Optional           | Off                 | Off        |
|                      | RTC Counter                  | Optional       | Optional | Optional   | Off                | Optional            | Off        |
| 1/0                  | General Digital Input/Output | On             | Optional | State Held | State Held         | State Held          | State Held |
| I/O                  | Capacitive Touch I/O         | Optional       | Optional | Optional   | Off                | Off                 | Off        |

### **NOTE**

XT1CLK and VLOCLK can be active during LPM4 if requested by low-frequency peripherals.

The status shown for LPM4 applies to internal clocks only. HFXT must be disabled before entering into LPM3, LPM4, or LPMx.5 mode.

Refer to following NOTE for details info as below.

Backup memory contains one 32-byte register in the peripheral memory space. See Table 6-23 and Table 6-38 for the memory allocation of backup memory.



### 6.4 Interrupt Vector Addresses

The interrupt vectors and the power-up start address are in the address range 0FFFFh to 0FF80h (see Table 6-2). The vector contains the 16-bit address of the interrupt-handler instruction sequence.

Table 6-2. Interrupt Sources, Flags, and Vectors

| INTERRUPT SOURCE   | INTERRUPT FLAG  | SYSTEM<br>INTERRUPT  | WORD<br>ADDRESS   | PRIORITY    |
|--|---|--|-------------------|-------------|
| System Reset Power-up, Brownout, Supply Supervisor External Reset RST Watchdog Time-out, Key Violation FRAM uncorrectable bit error detection Software POR, BOR FLL unlock error | SVSHIFG PMMRSTIFG WDTIFG PMMPORIFG, PMMBORIFG SYSRSTIV FLLULPUC   | Reset  | FFFEh             | 63, Highest |
| System NMI Vacant Memory Access JTAG Mailbox FRAM access time error FRAM bit error detection   | VMAIFG<br>JMBINIFG, JMBOUTIFG<br>CBDIFG, UBDIFG   | (Non)maskable  | FFFCh             | 62          |
| <b>User NMI</b> External NMI Oscillator Fault  | NMIIFG<br>OFIFG   | (Non)maskable  | FFFAh             | 61          |
| Timer0_B3  | TB0CCR0 CCIFG0  | Maskable   | FFF8h             | 60          |
| Timer0_B3  | TB0CCR1 CCIFG1, TB0CCR2<br>CCIFG2, TB0IFG (TB0IV)   | Maskable   | FFF6h             | 59          |
| Timer1_B3  | TB1CCR0 CCIFG0  | Maskable   | FFF4h             | 58          |
| Timer1_B3  | TB1CCR1 CCIFG1, TB1CCR2<br>CCIFG2, TB1IFG (TB1IV)   | Maskable   | FFF2h             | 57          |
| RTC Counter  | RTCIFG  | Maskable   | FFF0h             | 56          |
| Watchdog Timer Interval mode   | WDTIFG  | Maskable   | FFEEh             | 55          |
| eUSCI_A0 Receive or Transmit   | UCTXCPTIFG, UCSTTIFG,<br>UCRXIFG, UCTXIFG (UART<br>mode)<br>UCRXIFG, UCTXIFG (SPI mode)<br>(UCA0IV))  | Maskable   | FFECh             | 54          |
| eUSCI_B0 Receive or Transmit   | UCBORXIFG, UCBOTXIFG (SPI mode)  UCALIFG, UCNACKIFG, UCSTTIFG, UCSTPIFG, UCRXIFGO, UCTXIFGO, UCRXIFG1, UCTXIFG1, UCRXIFG2, UCTXIFG3, UCCXTIFG3, UCCNTIFG, UCBIT9IFG, UCBIT9IFG, UCBOIV) | , UCBOTXIFG (SPI<br>mode)<br>, UCNACKIFG,<br>G, UCSTPIFG,<br>60, UCTXIFG0,<br>31, UCTXIFG1,<br>62, UCTXIFG2,<br>63, UCTXIFG3,<br>CNTIFG,<br>,UCCLTOIFG(I <sup>2</sup> C<br>mode) |                   | 53          |
| ADC  | ADCIFG0, ADCINIFG,<br>ADCLOIFG, ADCHIIFG,<br>ADCTOVIFG, ADCOVIFG<br>(ADCIV)   | Maskable   | FFE8h             | 52          |
| P1   | P1IFG.0 to P1IFG.7 (P1IV)   | ,  |                   | 51          |
| P2   | P2IFG.0 to P2IFG.7 (P2IV) <sup>(1)</sup>  | Maskable   | FFE4h             | 50          |
| eCOMP  | CPIIFG, CPIFG (CPIV)  | Maskable   | FFE2h             | 49          |
| Reserved   | Reserved Maskable   |  | FFE0h to<br>FF88h |             |



Table 6-2. Interrupt Sources, Flags, and Vectors (continued)

| INTERRUPT SOURCE | INTERRUPT FLAG   | SYSTEM<br>INTERRUPT | WORD<br>ADDRESS | PRIORITY |
|------------------|------------------|---------------------|-----------------|----------|
|                  | BSL Signature 2  |                     | 0FF86h          |          |
| Cimpoturos       | BSL Signature 1  |                     | 0FF84h          |          |
| Signatures       | JTAG Signature 2 |                     | 0FF82h          |          |
|                  | JTAG Signature 1 |                     | 0FF80h          |          |

### 6.5 Memory Organization

Table 6-3 summarizes the memory map of the MSP430FR231x MCUs.

**Table 6-3. Memory Organization** 

|  | ACCESS  | MSP430FR2311                               | MSP430FR2310                            |
|--|---|--|---|
| Memory (FRAM) Main: interrupt vectors and signatures Main: code memory | Read/Write<br>(Optional Write Protect) <sup>(1)</sup> | 3.75KB<br>FFFFh to FF80h<br>FFFFh to F100h | 2KB<br>FFFFh to FF80h<br>FFFFh to F800h |
| RAM  | Read/Write  | 1KB<br>23FFh to 2000h                      | 1KB<br>23FFh to 2000h                   |
| Bootloader (BSL1) Memory (ROM) (TI<br>Internal Use)                    | Read only   | 2KB<br>17FFh to 1000h                      | 2KB<br>17FFh to 1000h                   |
| Bootloader (BSL2) Memory (ROM) (TI<br>Internal Use)                    | Read only   | 1KB<br>FFFFFh to FFC00h                    | 1KB<br>FFFFFh to FFC00h                 |
| Peripherals  | Read/Write  | 4KB<br>0FFFh to 0000h                      | 4KB<br>0FFFh to 0000h                   |

<sup>(1)</sup> The Program FRAM can be write protected by setting the PFWP bit in the SYSCFG0 register. See the System Resets, Interrupts, and Operating Modes, System Control Module (SYS) chapter in the MSP430FR4xx and MSP430FR2xx Family User's Guide for more details

# 6.6 Bootloader (BSL)

The BSL lets users program the FRAM or RAM using a UART or I<sup>2</sup>C serial interface. Access to the device memory through the BSL is protected by a user-defined password. Use of the BSL requires four pins (see Table 6-4 and Table 6-5). BSL entry requires a specific entry sequence on the RST/NMI/SBWTDIO and TEST/SBWTCK pins.

This device supports blank device detection to automatically invoke the BSL and skip the special entry sequence, which saves time and simplifies onboard programming. For complete description of the features of the BSL and its implementation, see MSP430 FRAM Device Bootloader (BSL) User's Guide.

Table 6-4. UART BSL Pin Requirements and Functions

| DEVICE SIGNAL   | BSL FUNCTION          |
|-----------------|-----------------------|
| RST/NMI/SBWTDIO | Entry sequence signal |
| TEST/SBWTCK     | Entry sequence signal |
| P1.7            | Data transmit         |
| P1.6            | Data receive          |
| V <sub>CC</sub> | Power supply          |
| VSS             | Ground supply         |

Table 6-5. I<sup>2</sup>C BSL Pin Requirements and Functions

| DEVICE SIGNAL   | BSL FUNCTION              |
|-----------------|---------------------------|
| RST/NMI/SBWTDIO | Entry sequence signal     |
| TEST/SBWTCK     | Entry sequence signal     |
| P1.2            | Data receive and transmit |
| P1.3            | Clock                     |
| V <sub>CC</sub> | Power supply              |
| VSS             | Ground supply             |

#### 6.7 JTAG Standard Interface

The MSP430 family supports the standard JTAG interface which requires four signals for sending and receiving data. The JTAG signals are shared with general-purpose I/O. The TEST/SBWTCK pin enables the JTAG signals. In addition to these signals, the RST/NMI/SBWTDIO pin interfaces with MSP430 development tools and device programmers. Table 6-6 lists the JTAG pin requirements. For further details on interfacing to development tools and device programmers, see the MSP430 Hardware Tools User's Guide.

Table 6-6. JTAG Pin Requirements and Function

| DEVICE SIGNAL                                  | DIRECTION | JTAG FUNCTION                  |
|--|-----------|--------------------------------|
| P1.4/UCA0STE/TCK/OA0+/A4                       | IN        | JTAG clock input               |
| P1.5/UCA0CLK/TMS/TRI0O/A5                      | IN        | JTAG state control             |
| P1.6/UCA0RXD/UCA0SOMI/TB0.1/TDI/TCLK/TRI0-/A6  | IN        | JTAG data input and TCLK input |
| P1.7/UCA0TXD/UCA0SIMO/TB0.2/TDO/TRI0+/A7/VREF+ | OUT       | JTAG data output               |
| TEST/SBWTCK                                    | IN        | Enable JTAG pins               |
| RST/NMI/SBWTDIO                                | IN        | External reset                 |
| V <sub>CC</sub>                                |           | Power supply                   |
| VSS  |           | Ground supply                  |

### 6.8 Spy-Bi-Wire Interface (SBW)

The MSP430 family supports the 2-wire Spy-Bi-Wire interface. Spy-Bi-Wire can be used to interface with MSP430 development tools and device programmers. Table 6-7 lists the Spy-Bi-Wire interface pin requirements. For further details on interfacing to development tools and device programmers, see the MSP430 Hardware Tools User's Guide.

Table 6-7. Spy-Bi-Wire Pin Requirements and Functions

| DEVICE SIGNAL   | DIRECTION | SBW FUNCTION                      |
|-----------------|-----------|-----------------------------------|
| TEST/SBWTCK     | IN        | Spy-Bi-Wire clock input           |
| RST/NMI/SBWTDIO | IN, OUT   | Spy-Bi-Wire data input and output |
| V <sub>CC</sub> | -         | Power supply                      |
| VSS             | -         | Ground supply                     |

#### 6.9 FRAM

The FRAM can be programmed using the JTAG port, Spy-Bi-Wire (SBW), the BSL, or in system by the CPU. Features of the FRAM include:

- · Byte and word access capability
- Programmable wait state generation
- Error correction coding (ECC)

www.ti.com

# 6.10 Memory Protection

The device features memory protection of user access authority and write protection include:

- Securing the whole memory map to prevent unauthorized access from JTAG port or BSL, by writing JTAG and BSL signatures using the JTAG port, SBW, the BSL, or in system by the CPU.
- Write protection enabled to prevent unwanted write operation to FRAM contents by setting the control
  bits with accordingly password in System Configuration register 0. For more detailed information, see
  the System Resets, Interrupts, and Operating Modes, System Control Module (SYS) chapter in the
  MSP430FR4xx and MSP430FR2xx Family User's Guide.



#### 6.11 Peripherals

Peripherals are connected to the CPU through data, address, and control buses. All peripherals can be handled by using all instructions in the memory map. For complete module description, see the MSP430FR4xx and MSP430FR2xx Family User's Guide.

#### 6.11.1 Power-Management Module (PMM) and On-chip Reference Voltages

The PMM includes an integrated voltage regulator that supplies the core voltage to the device. The PMM also includes supply voltage supervisor (SVS) and brownout protection. The brownout reset circuit (BOR) is implemented to provide the proper internal reset signal to the device during power on and power off. The SVS circuitry detects if the supply voltage drops below a user-selectable safe level. SVS circuitry is available on the primary supply.

The device contains two on-chip reference: 1.5 V for internal reference and 1.2 V for external reference.

The 1.5-V reference is internally connected to ADC channel 13. DVCC is internally connected to ADC channel 15. When DVCC is set as the reference voltage for ADC conversion, the DVCC can be easily represent as Equation 1 by using ADC sampling 1.5-V reference without any external components support.

$$DVCC = (1023 \times 1.5 \text{ V}) \div 1.5 \text{-V reference ADC result}$$
 (1)

The 1.5-V reference is also internally connected to the Comparator built-in DAC as reference voltage. DVCC is internally connected to another source of DAC reference, and both are controlled by the CPDACREFS bit. For more detailed information, see the *Enhanced Comparator (eCOMP)* chapter of the MSP430FR4xx and MSP430FR2xx Family User's Guide.

A 1.2-V reference voltage can be buffered, when EXTREFEN = 1 on PMMCTL2 register, and it can be output to P1.7/UCA0TXD/UCA0SIMO/TB0.2/TDO/TRI0+/A7/VREF+, meanwhile the ADC channel 7 can also be selected to monitor this voltage. For more detailed information, see the MSP430FR4xx and MSP430FR2xx Family User's Guide.

# 6.11.2 Clock System (CS) and Clock Distribution

The clock system includes a 32-kHz low-frequency oscillator (XT1 low frequency) or up to a 16-MHz high-frequency crystal oscillator (XT1 high frequency), an internal very low-power low-frequency oscillator (VLO), an integrated 32-kHz RC oscillator (REFO), an integrated internal digitally controlled oscillator (DCO) that can use frequency-locked loop (FLL) locking with internal or external 32-kHz reference clock, and on-chip asynchronous high-speed clock (MODOSC). The clock system is designed to target cost-effective designs with minimal external components. A fail-safe mechanism is designed for XT1. The clock system module offers the following clock signals.

- Main Clock (MCLK): system clock used by the CPU and all relevant peripherals accessed by the bus.
   All clock sources except MODOSC can be selected as the source with a predivider of 1, 2, 4, 8, 16, 32, 64, or 128.
- Sub-Main Clock (SMCLK): subsystem clock used by the peripheral modules. SMCLK derives from the MCLK with a predivider of 1, 2, 4, or 8. This means SMCLK is always equal to or less than MCLK.
- Auxiliary Clock (ACLK): derived from the external XT1 clock or internal REFO clock up to 40 kHz.

All peripherals may have one or several clock sources depending on specific functionality. Table 6-8 and Table 6-9 show the clock distribution used in this device.



**Table 6-8. Clock Distribution** 

|                    | CLOCK<br>SOURCE<br>SELECT<br>BITS <sup>(1)</sup> | MCLK         | SMCLK              | ACLK               | MODCLK     | VLOCLK      | EXTERNAL PIN      |
|--------------------|--|--------------|--------------------|--------------------|------------|-------------|-------------------|
| Frequency<br>Range |  | DC to 16 MHz | DC to 16 MHz       | DC to 40 kHz       | 5 MHz ±10% | 10 kHz ±50% | -                 |
| CPU                | N/A  | Default      | _                  | I                  | _          | _           | _                 |
| FRAM               | N/A  | Default      | _                  | -                  | _          | _           | _                 |
| RAM                | N/A  | Default      | _                  | -                  | _          | _           | -                 |
| CRC                | N/A  | Default      | _                  | -                  | _          | _           | _                 |
| I/O                | N/A  | Default      | _                  | -                  | _          | -           |                   |
| TB0                | TBSSEL   | _            | 10b                | 01b                | _          | _           | 00b (TB0CLK pin)  |
| TB1                | TBSSEL   | _            | 10b                | 01b                | _          | _           | 00b (TB1CLK pin)  |
| eUSCI_A0           | UCSSEL   | _            | 10b or 11b         | 01b                | _          | _           | 00b (UCA0CLK pin) |
| eUSCI_B0           | UCSSEL   | _            | 10b or 11b         | 01b                | _          | -           | 00b (UCB0CLK pin) |
| WDT                | WDTSSEL  | _            | 00b                | 01b                | _          | 10b         | _                 |
| ADC                | ADCSSEL  | -            | 10b or 11b         | 01b                | 00b        | -           | -                 |
| RTC                | RTCSS  | -            | 01b <sup>(2)</sup> | 01b <sup>(2)</sup> | _          | 11b         | -                 |

- (1) N/A = not applicable
- (2) Controlled by the RTCCKSEL bit in the SYSCFG2 register.




Figure 6-1. Clock Distribution Block Diagram

Table 6-9. XTCLK Distribution

| OPERATION<br>MODE | CLOCK SOURCE<br>SELECT BITS | XTHFCLK | XTLFCLK    | XTLFCLK<br>(LPMx.5) |
|-------------------|-----------------------------|---------|------------|---------------------|
| WODE              | AM TO L                     |         | AM TO LPM3 | AM TO LPM3.5        |
| MCLK              | SELMS                       | 10b     | 10b        | 10b                 |
| SMCLK             | SELMS                       | 10b     | 10b        | 10b                 |
| REFO              | SELREF                      | 0b      | 0b         | 0b                  |
| ACLK              | SELA                        | 0b      | 0b         | 0b                  |
| RTC               | RTCSS                       | -       | 10b        | 10b                 |

### 6.11.3 General-Purpose Input/Output Port (I/O)

There are up to 16 I/O ports implemented.

- P1 and P2 are full 8-bit ports.
- All individual I/O bits are independently programmable.
- Any combination of input and output is possible for P1 and P2. All inputs of P1 and four inputs of P2 (P2.0, P2.1, P2.6, P2.7) can be configured for interrupt input.
- Programmable pullup or pulldown on all ports.
- All inputs of P1 and four inputs of P2 (P2.0, P2.1, P2.6, P2.7) can be configured for edge-selectable interrupt and for LPM3.5, LPM4, and LPM4.5 wake-up input capability.
- Read and write access to port-control registers is supported by all instructions.
- Ports can be accessed byte-wise or word-wise in pairs.
- Capacitive Touch I/O functionality is supported on all pins.

#### **NOTE**

#### Configuration of digital I/Os after BOR reset

To prevent any cross currents during start-up of the device, all port pins are high-impedance with Schmitt triggers and module functions disabled. To enable the I/O functions after a BOR reset, the ports must be configured first and then the LOCKLPM5 bit must be cleared. For details, see the *Configuration After Reset* section in the *Digital I/O* chapter of the MSP430FR4xx and MSP430FR2xx Family User's Guide.

### 6.11.4 Watchdog Timer (WDT)

The primary function of the WDT module is to perform a controlled system restart after a software problem occurs. If the selected time interval expires, a system reset is generated. If the watchdog function is not needed in an application, the module can be configured as interval timer and can generate interrupts at selected time intervals.

Table 6-10. WDT Clocks

| WDTSSEL | NORMAL OPERATION (WATCHDOG AND INTERVAL TIMER MODE |  |
|---------|--|--|
| 00      | SMCLK  |  |
| 01      | ACLK   |  |
| 10      | VLOCLK   |  |
| 11      | Reserved   |  |



# 6.11.5 System Module (SYS)

The SYS module handles many of the system functions within the device. These system functions include power-on reset (POR) and power-up clear (PUC) handling, NMI source selection and management, reset interrupt vector generators, bootloader entry mechanisms, and configuration management (device descriptors) (see Table 6-11). SYS also includes a data exchange mechanism through SBW called a JTAG mailbox that can be used in the application.

**Table 6-11. System Module Interrupt Vector Registers** 

| INTERRUPT VECTOR<br>REGISTER | ADDRESS | INTERRUPT EVENT                          | VALUE      | PRIORITY |
|------------------------------|---------|--|------------|----------|
|                              |         | No interrupt pending                     | 00h        |          |
|                              |         | Brownout (BOR)                           | 02h        | Highest  |
|                              |         | RSTIFG RST/NMI (BOR)                     | 04h        |          |
|                              |         | PMMSWBOR software BOR (BOR)              | 06h        |          |
|                              |         | LPMx.5 wakeup (BOR)                      | 08h        |          |
|                              |         | Security violation (BOR)                 | 0Ah        |          |
|                              |         | Reserved                                 | 0Ch        |          |
|                              |         | SVSHIFG SVSH event (BOR)                 | 0Eh        |          |
|                              |         | Reserved                                 | 10h        |          |
| 0)(000071)(00000             | 0.4551  | Reserved                                 | 12h        |          |
| SYSRSTIV, System Reset       | 015Eh   | PMMSWPOR software POR (POR)              | 14h        |          |
|                              |         | WDTIFG watchdog time-out (PUC)           | 16h        |          |
|                              |         | WDTPW password violation (PUC)           | 18h        |          |
|                              |         | FRCTLPW password violation (PUC)         | 1Ah        |          |
|                              |         | Uncorrectable FRAM bit error detection   | 1Ch        |          |
|                              |         | Peripheral area fetch (PUC)              | 1Eh        |          |
|                              |         | PMMPW PMM password violation (PUC)       | 20h        |          |
|                              |         | Reserved                                 | 22h        |          |
|                              |         | FLL unlock (PUC)                         | 24h        |          |
|                              |         | Reserved                                 | 26h to 3Eh | Lowest   |
|                              |         | No interrupt pending                     | 00h        |          |
|                              |         | SVS low-power reset entry                | 02h        | Highest  |
|                              |         | Uncorrectable FRAM bit error detection   | 04h        |          |
|                              |         | Reserved                                 | 06h        |          |
|                              |         | Reserved                                 | 08h        |          |
|                              |         | Reserved                                 | 0Ah        |          |
| 0)/00) !!! / 0               | 0.1701  | Reserved                                 | 0Ch        |          |
| SYSSNIV, System NMI          | 015Ch   | Reserved                                 | 0Eh        |          |
|                              |         | Reserved                                 | 10h        |          |
|                              |         | VMAIFG Vacant memory access              | 12h        |          |
|                              |         | JMBINIFG JTAG mailbox input              | 14h        |          |
|                              |         | JMBOUTIFG JTAG mailbox output            | 16h        |          |
|                              |         | Correctable FRAM bit error detection     | 18h        |          |
|                              |         | Reserved                                 | 1Ah to 1Eh | Lowest   |
|                              |         | No interrupt pending                     | 00h        |          |
|                              |         | NMIIFG NMI pin or SVS <sub>H</sub> event | 02h        | Highest  |
| SYSUNIV, User NMI            | 015Ah   | OFIFG oscillator fault                   | 04h        | J        |
|                              |         | Reserved                                 | 06h to 1Eh | Lowest   |



# 6.11.6 Cyclic Redundancy Check (CRC)

The 16-bit cyclic redundancy check (CRC) module produces a signature based on a sequence of data values and can be used for data checking purposes. The CRC generation polynomial is compliant with CRC-16-CCITT standard of  $x^{16} + x^{12} + x^5 + 1$ .

# 6.11.7 Enhanced Universal Serial Communication Interface (eUSCI\_A0, eUSCI\_B0)

The eUSCI modules are used for serial data communications. The eUSCI\_A module supports either UART or SPI communications. The eUSCI\_B module supports either SPI or I<sup>2</sup>C communications. In addition, the eUSCI\_A module supports automatic baud-rate detection and IrDA.. The eUSCI\_B module is connected either from P1 port or P2 port, it can be selected from the USCIBRMAP bit of the SYSCFG2 register (see Table 6-12).

**UART** SPI P1.7 TXD SIMO P1.6 RXD eUSCI A0 SOMI P1.5 **SCLK** P1.4 STE PIN (USCIBRMP = 0) I<sup>2</sup>C SPI P1.0 STE P1.1 **SCLK** P1.2 SDA SIMO P1.3 SCL SOMI eUSCI\_B0 PIN (USCIBRMP = 1) I<sup>2</sup>C SPI P2.2 STE P2.3 **SCLK** P2.4 SDA SIMO P2.5 SCL SOMI

Table 6-12. eUSCI Pin Configurations

#### 6.11.8 Timers (Timer0 B3, Timer1 B3)

The Timer0\_B3 and Timer1\_B3 modules are 16-bit timers and counters with three capture/compare registers each. Each can support multiple captures or compares, PWM outputs, and interval timing (see Table 6-13 and Table 6-14). Each has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers. The CCR0 registers on TB0 and TB1 are not externally connected and can be used only for hardware period timing and interrupt generation. In Up mode, they can set the overflow value of the counter.

The interconnection of Timer0\_B3 and Timer1\_B3 can modulate the eUSCI\_A pin of UCA0TXD/UCA0SIMO in either ASK or FSK mode, with which a user can easily acquire a modulated infrared command for directly driving an external IR diode (see Figure 6-2). The IR functions are fully controlled by the SYS configuration registers including IREN (enable), IRPSEL (polarity select), IRMSEL (mode select), IRDSSEL (data select), and IRDATA (data) bits. For more information, see the System Resets, Interrupts, and Operating Modes, System Control Module (SYS) chapter in the MSP430FR4xx and MSP430FR2xx Family User's Guide.






Figure 6-2. Timer\_B Connections



# Table 6-13. Timer0\_B3 Signal Connections

| PORT PIN | DEVICE INPUT<br>SIGNAL                  | MODULE INPUT<br>NAME | MODULE BLOCK | MODULE OUTPUT<br>SIGNAL | DEVICE OUTPUT<br>SIGNAL                                  |                       |
|----------|---|----------------------|--------------|-------------------------|--|-----------------------|
| P2.7     | TB0CLK                                  | TBCLK                |              |                         |  |                       |
|          | ACLK (internal)                         | ACLK                 |              |                         |  |                       |
|          | SMCLK (internal)                        | SMCLK                | Timer        | N/A                     |  |                       |
|          | From Capacitive<br>Touch I/O (internal) | INCLK                |              |                         |  |                       |
|          | From RTC (internal)                     | CCI0A                |              |                         |  |                       |
|          | ACLK (internal)                         | CCI0B                | CCR0         | TB0                     | Timer1_B3 CCI0B input                                    |                       |
|          | DVSS                                    | GND                  |              |                         |  |                       |
|          | DVCC                                    | V <sub>cc</sub>      |              |                         |  |                       |
| P1.6     | TB0.1                                   | CCI1A                | CCR1         | CCR1 TB1                |  | TB0.1                 |
|          | From eCOMP (internal)                   | CCI1B                |              |                         | TB1  | Timer1_B3 CCI1B input |
|          | DVSS                                    | GND                  |              |                         |  |                       |
|          | DVCC                                    | V <sub>cc</sub>      |              |                         |  |                       |
| P1.7     | TB0.2                                   | CCI2A                |              |                         | TB0.2  |                       |
|          | From Capacitive<br>Touch I/O (internal) | CCI2B                | CCR2         | TB2                     | Timer1_B3 INCLK<br>Timer1_B3 CCl2B<br>input,<br>IR input |                       |
|          | DVSS                                    | GND                  |              |                         |  |                       |
|          | DVCC                                    | V <sub>cc</sub>      |              |                         |  |                       |

# Table 6-14. Timer1\_B3 Signal Connections

| PORT PIN | DEVICE INPUT<br>SIGNAL            | MODULE INPUT<br>NAME | MODULE BLOCK | MODULE OUTPUT<br>SIGNAL | DEVICE OUTPUT<br>SIGNAL |
|----------|-----------------------------------|----------------------|--------------|-------------------------|-------------------------|
| P2.2     | TB1CLK                            | TBCLK                |              |                         |                         |
|          | ACLK (internal)                   | ACLK                 |              |                         |                         |
|          | SMCLK (internal)                  | SMCLK                | Timer        | N/A                     |                         |
|          | Timer0_B3 CCR2B output (internal) | INCLK                |              |                         |                         |
|          | DVSS                              | CCI0A                |              |                         |                         |
|          | Timer0_B3 CCR0B output (internal) | CCI0B                | CCR0         | TB0                     |                         |
|          | DVSS                              | GND                  |              |                         |                         |
|          | DVCC                              | $V_{CC}$             |              |                         |                         |
| P2.0     | TB1.1                             | CCI1A                |              | TB1                     | TB1.1                   |
|          | Timer0_B3 CCR1B output (internal) | CCI1B                | CCR1         |                         | To ADC trigger          |
|          | DVSS                              | GND                  |              |                         |                         |
|          | DVCC                              | $V_{CC}$             |              |                         |                         |
| P2.1     | TB1.2                             | CCI2A                | CCR2         |                         | TB1.2                   |
|          | Timer0_B3 CCR2B output (internal) | CCI2B                |              | TB2                     | IR input                |
|          | DVSS                              | GND                  |              |                         | _                       |
| _        | DVCC                              | $V_{CC}$             |              |                         | <u>-</u>                |

www.ti.com

The Timer\_B module includes a feature that puts all Timer\_B outputs into a high-impedance state when the selected source is triggered. The source can be selected from an external pin or an internal signal, and it is controlled by TBxTRG in SYS. For more information, see the *System Resets*, *Interrupts*, and *Operating Modes*, *System Control Module (SYS)* chapter in the *MSP430FR4xx and MSP430FR2xx Family User's Guide*.

Table 6-15 lists the Timer\_B high-impedance trigger source selections.

Table 6-15. TBxOUTH

| TBxTRGSEL     | TBxOUTH TRIGGER SOURCE SELECTION | Timer_B PAD OUTPUT HIGH IMPEDANCE |  |
|---------------|----------------------------------|-----------------------------------|--|
| TB0TRGSEL = 0 | eCOMP0 output (internal)         | P1.6, P1.7                        |  |
| TB0TRGSEL= 1  | P1.2                             | F1.0, F1.7                        |  |
| TB1TRGSEL = 0 | eCOMP0 output (internal)         | D2 0 D2 1                         |  |
| TB1TRGSEL = 1 | P2.3                             | P2.0, P2.1                        |  |

## 6.11.9 Backup Memory (BAKMEM)

The BAKMEM supports data retention during LPM3.5 mode. This device provides up to 32 bytes that are retained during LPM3.5.

### 6.11.10 Real-Time Clock (RTC) Counter

The RTC counter is a 16-bit modulo counter that is functional in AM, LPM0, LPM3, LPM4, and LPM3.5. This module may periodically wake up the CPU from LPM0, LPM3, LPM4, and LPM3.5 based on timing from a low-power clock source such as the XT1, ACLK, or VLO clocks. In AM, RTC can be driven by SMCLK to generate high-frequency timing events and interrupts. ACLK and SMCLK both can source to the RTC, however only one of them can be selected simultaneously. The RTC overflow events trigger:

- Timer0 B3 CCI0A
- ADC conversion trigger when ADCSHSx bits are set as 01b



# 6.11.11 10-Bit Analog-to-Digital Converter (ADC)

The 10-bit ADC module supports fast 10-bit analog-to-digital conversions with single-ended input. The module implements a 10-bit SAR core, sample select control, a reference generator, and a conversion result buffer. A window comparator with lower and upper limits allows CPU-independent result monitoring with three window comparator interrupt flags.

The ADC supports 10 external inputs and 4 internal inputs (see Table 6-16).

**Table 6-16. ADC Channel Connections** 

| ADCINCHX | ADC CHANNELS               | EXTERNAL PIN |
|----------|----------------------------|--------------|
| 0        | A0/Veref+                  | P1.0         |
| 1        | A1                         | P1.1         |
| 2        | A2/Veref-                  | P1.2         |
| 3        | A3                         | P1.3         |
| 4        | A4                         | P1.4         |
| 5        | A5                         | P1.5         |
| 6        | A6                         | P1.6         |
| 7        | A7 <sup>(1)</sup>          | P1.7         |
| 8        | Not used                   | N/A          |
| 9        | Not used                   | N/A          |
| 10       | Not used                   | N/A          |
| 11       | Not used                   | N/A          |
| 12       | On-chip temperature sensor | N/A          |
| 13       | Reference voltage (1.5 V)  | N/A          |
| 14       | DVSS                       | N/A          |
| 15       | DVCC                       | N/A          |

<sup>(1)</sup> When A7 is used, the PMM 1.2-V reference voltage can be output to this pin by setting the PMM control register. The 1.2-V voltage can be measured by the A7 channel.

The analog-to-digital conversion can be started by software or a hardware trigger. Table 6-17 lists the trigger sources that are available.

**Table 6-17. ADC Trigger Signal Connections** 

| ADCSHSx |         | TRIGGER SOURCE               |  |
|---------|---------|------------------------------|--|
| BINARY  | DECIMAL | I RIGGER SOURCE              |  |
| 00      | 0       | ADCSC bit (software trigger) |  |
| 01      | 1       | RTC event                    |  |
| 10      | 2       | TB1.1B                       |  |
| 11      | 3       | eCOMP0 COUT                  |  |



#### 6.11.12 eCOMP0

The enhanced comparator is an analog voltage comparator with built-in 6-bit DAC as an internal voltage reference. The integrated 6-bit DAC can be set up to 64 steps for comparator reference voltage. This module has 4-level programmable hysteresis and configurable power modes, high power or low power.

eCOMP0 supports external inputs and internal inputs (see Table 6-18) and outputs (see Table 6-19).

Table 6-18. eCOMP0 Input Channel Connections

| CPPSEL, CPNSEL | eCOMP0 CHANNELS | EXTERNAL OR INTERNAL   |  |
|----------------|-----------------|--|--|
| BINARY         |                 | CONNECTION   |  |
| 000            | C0              | P1.0   |  |
| 001            | C1              | P1.1   |  |
| 010            | Not used        | N/A  |  |
| 011            | Not used        | N/A  |  |
| 100            | C4              | SAC0 , OA0O on positive port<br>TIA0, TRI0O on negative port |  |
| 101            | Not used        | N/A  |  |
| 110            | C6              | Built-in 6-bit DAC   |  |

Table 6-19. eCOMP0 Output Channel Connections

| eCOMP0 OUT | EXTERNAL PIN OUT, MODULE                  |
|------------|---|
| 1          | P2.0                                      |
| 2          | TB0.1B, TB0 (TB0OUTH), TB1 (TB1OUTH), ADC |

### 6.11.13 SAC0

The Smart Analog Combo (SAC) integrates a high-performance low-power operational amplifier. SAC-L1 is integrated in FR231x. SAC-L1 supports only a general-purpose amplifier. For more information, see the *Smart Analog Combo (SAC)* chapter in the *MSP430FR4xx and MSP430FR2xx Family User's Guide*.

SAC0 supports external inputs and internal inputs (see Table 6-20 and Table 6-21).

**Table 6-20. SAC0 Positive Input Channel Connections** 

| PSEL | SAC0 CHANNELS                | EXTERNAL PIN OUT, MODULE |
|------|------------------------------|--------------------------|
| 00   | SAC0, OA0 positive channel 1 | P1.4                     |
| 10   | SAC0, OA0 positive channel 2 | TRI0O                    |

**Table 6-21. SAC0 Negative Input Channel Connections** 

| NSEL | SAC0 CHANNELS                | EXTERNAL PIN OUT, MODULE |
|------|------------------------------|--------------------------|
| 00   | SAC0, OA0 negative channel 1 | P1.2                     |
| 10   | Not used                     | N/A                      |

#### 6.11.14 TIA0

The Transimpedance Amplifier (TIA) is a high-performance low-power amplifier with rail-to-rail output. This module is an amplifier that converts current to voltage. It has programmable power modes: high power or low power. For more information, see the *Transimpedance Amplifier (TIA)* chapter in the *MSP430FR4xx* and *MSP430FR2xx Family User's Guide*.

The FR231x device in the TSSOP-16 package supports a dedicated low-leakage pad for TIA negative input to support low-leakage performance. In other packages (TSSOP-20 and VQFN-16), the TIA negative port is shared with a GPIO to support the transimpedance amplifier function. For more information, see Section 4 and Table 5-25.

The TIA supports external input (see Table 6-22 and Section 4).

**Table 6-22. TIA Input Channel Connections** 

| TRIPSEL | TIA0 CHANNELS  | EXTERNAL PIN OUT, MODULE |
|---------|----------------|--------------------------|
| 00      | Positive input | P1.7                     |
| 01      | Not used       | N/A                      |
| 10      | Not used       | N/A                      |
| 11      | Not used       | N/A                      |



# 6.11.15 eCOMP0, SAC0, TIA0, and ADC in SOC Interconnection

Figure 6-3 shows how the high-performance analog modules are internally connected.




Figure 6-3. High-Performance Analog SOC Interconnection

Figure 6-4 shows how the analog modules can be connected internally.




Figure 6-4. SOC Interconnection

# 6.11.16 Embedded Emulation Module (EEM)

The EEM supports real-time in-system debugging. The EEM on these devices has the following features:

- Three hardware triggers or breakpoints on memory access
- One hardware trigger or breakpoint on CPU register write access
- Up to four hardware triggers that can be combined to form complex triggers or breakpoints
- One cycle counter
- Clock control on module level



# 6.11.17 Peripheral File Map

Table 6-23 lists the base address of the registers for each peripheral. Table 6-24 through Table 6-42 list all of the available registers for each peripheral and their address offsets.

Table 6-23. Peripherals Summary

| MODULE NAME                           | BASE ADDRESS | SIZE  |
|---------------------------------------|--------------|-------|
| Special Functions (see Table 6-24)    | 0100h        | 0010h |
| PMM (see Table 6-25)                  | 0120h        | 0020h |
| SYS (see Table 6-26)                  | 0140h        | 0040h |
| CS (see Table 6-27)                   | 0180h        | 0020h |
| FRAM (see Table 6-28)                 | 01A0h        | 0010h |
| CRC (see Table 6-29)                  | 01C0h        | 0008h |
| WDT (see Table 6-30)                  | 01CCh        | 0002h |
| Port P1, P2 (see Table 6-31)          | 0200h        | 0020h |
| Capacitive Touch I/O (see Table 6-32) | 02E0h        | 0010h |
| RTC (see Table 6-33)                  | 0300h        | 0010h |
| Timer0_B3 (see Table 6-34)            | 0380h        | 0030h |
| Timer1_B3 (see Table 6-35)            | 03C0h        | 0030h |
| eUSCI_A0 (see Table 6-36)             | 0500h        | 0020h |
| eUSCI_B0 (see Table 6-37)             | 0540h        | 0030h |
| Backup Memory (see Table 6-38)        | 0660h        | 0020h |
| ADC (see Table 6-39)                  | 0700h        | 0040h |
| eCOMP0 (see Table 6-40)               | 08E0h        | 0020h |
| SAC0 (see Table 6-41)                 | 0C80h        | 0010h |
| TIA0 (see Table 6-42)                 | 0F00h        | 0010h |

# Table 6-24. Special Function Registers (Base Address: 0100h)

| REGISTER DESCRIPTION  | REGISTER | OFFSET |
|-----------------------|----------|--------|
| SFR interrupt enable  | SFRIE1   | 00h    |
| SFR interrupt flag    | SFRIFG1  | 02h    |
| SFR reset pin control | SFRRPCR  | 04h    |

### Table 6-25. PMM Registers (Base Address: 0120h)

| REGISTER DESCRIPTION | REGISTER | OFFSET |
|----------------------|----------|--------|
| PMM control 0        | PMMCTL0  | 00h    |
| PMM control 1        | PMMCTL1  | 02h    |
| PMM control 2        | PMMCTL2  | 04h    |
| PMM interrupt flags  | PMMIFG   | 0Ah    |
| PM5 control 0        | PM5CTL0  | 10h    |

# Table 6-26. SYS Registers (Base Address: 0140h)

| REGISTER DESCRIPTION          | REGISTER | OFFSET |
|-------------------------------|----------|--------|
| System control                | SYSCTL   | 00h    |
| Bootloader configuration area | SYSBSLC  | 02h    |
| JTAG mailbox control          | SYSJMBC  | 06h    |
| JTAG mailbox input 0          | SYSJMBI0 | 08h    |
| JTAG mailbox input 1          | SYSJMBI1 | 0Ah    |
| JTAG mailbox output 0         | SYSJMBO0 | 0Ch    |



# Table 6-26. SYS Registers (Base Address: 0140h) (continued)

| REGISTER DESCRIPTION        | REGISTER | OFFSET |
|-----------------------------|----------|--------|
| JTAG mailbox output 1       | SYSJMBO1 | 0Eh    |
| User NMI vector generator   | SYSUNIV  | 1Ah    |
| System NMI vector generator | SYSSNIV  | 1Ch    |
| Reset vector generator      | SYSRSTIV | 1Eh    |
| System configuration 0      | SYSCFG0  | 20h    |
| System configuration 1      | SYSCFG1  | 22h    |
| System configuration 2      | SYSCFG2  | 24h    |

# Table 6-27. CS Registers (Base Address: 0180h)

| REGISTER DESCRIPTION | REGISTER | OFFSET |
|----------------------|----------|--------|
| CS control 0         | CSCTL0   | 00h    |
| CS control 1         | CSCTL1   | 02h    |
| CS control 2         | CSCTL2   | 04h    |
| CS control 3         | CSCTL3   | 06h    |
| CS control 4         | CSCTL4   | 08h    |
| CS control 5         | CSCTL5   | 0Ah    |
| CS control 6         | CSCTL6   | 0Ch    |
| CS control 7         | CSCTL7   | 0Eh    |
| CS control 8         | CSCTL8   | 10h    |

# Table 6-28. FRAM Registers (Base Address: 01A0h)

| REGISTER DESCRIPTION | REGISTER | OFFSET |
|----------------------|----------|--------|
| FRAM control 0       | FRCTL0   | 00h    |
| General control 0    | GCCTL0   | 04h    |
| General control 1    | GCCTL1   | 06h    |

# Table 6-29. CRC Registers (Base Address: 01C0h)

| REGISTER DESCRIPTION          | REGISTER  | OFFSET |
|-------------------------------|-----------|--------|
| CRC data input                | CRC16DI   | 00h    |
| CRC data input reverse byte   | CRCDIRB   | 02h    |
| CRC initialization and result | CRCINIRES | 04h    |
| CRC result reverse byte       | CRCRESR   | 06h    |

# Table 6-30. WDT Registers (Base Address: 01CCh)

| REGISTER DESCRIPTION   | REGISTER | OFFSET |
|------------------------|----------|--------|
| Watchdog timer control | WDTCTL   | 00h    |

# Table 6-31. Port P1, P2 Registers (Base Address: 0200h)

| REGISTER DESCRIPTION          | REGISTER | OFFSET |
|-------------------------------|----------|--------|
| Port P1 input                 | P1IN     | 00h    |
| Port P1 output                | P1OUT    | 02h    |
| Port P1 direction             | P1DIR    | 04h    |
| Port P1 pulling enable        | P1REN    | 06h    |
| Port P1 selection 0           | P1SEL0   | 0Ah    |
| Port P1 selection 1           | P1SEL1   | 0Ch    |
| Port P1 interrupt vector word | P1IV     | 0Eh    |

Detailed Description



# Table 6-31. Port P1, P2 Registers (Base Address: 0200h) (continued)

| REGISTER DESCRIPTION          | REGISTER | OFFSET |
|-------------------------------|----------|--------|
| Port P1 complement selection  | P1SELC   | 16h    |
| Port P1 interrupt edge select | P1IES    | 18h    |
| Port P1 interrupt enable      | P1IE     | 1Ah    |
| Port P1 interrupt flag        | P1IFG    | 1Ch    |
| Port P2 input                 | P2IN     | 01h    |
| Port P2 output                | P2OUT    | 03h    |
| Port P2 direction             | P2DIR    | 05h    |
| Port P2 pulling enable        | P2REN    | 07h    |
| Port P2 selection 0           | P2SEL0   | 0Bh    |
| Port P2 selection 1           | P2SEL1   | 0Dh    |
| Port P2 complement selection  | P2SELC   | 17h    |
| Port P2 interrupt vector word | P2IV     | 1Eh    |
| Port P2 interrupt edge select | P2IES    | 19h    |
| Port P2 interrupt enable      | P2IE     | 1Bh    |
| Port P2 interrupt flag        | P2IFG    | 1Dh    |

# Table 6-32. Capacitive Touch I/O Registers (Base Address: 02E0h)

| REGISTER DESCRIPTION           | REGISTER  | OFFSET |
|--------------------------------|-----------|--------|
| Capacitive touch I/O 0 control | CAPIO0CTL | 0Eh    |

# Table 6-33. RTC Registers (Base Address: 0300h)

| REGISTER DESCRIPTION | REGISTER | OFFSET |
|----------------------|----------|--------|
| RTC control          | RTCCTL   | 00h    |
| RTC interrupt vector | RTCIV    | 04h    |
| RTC modulo           | RTCMOD   | 08h    |
| RTC counter          | RTCCNT   | 0Ch    |

# Table 6-34. Timer0\_B3 Registers (Base Address: 0380h)

| REGISTER DESCRIPTION      | REGISTER | OFFSET |
|---------------------------|----------|--------|
| TB0 control               | TB0CTL   | 00h    |
| Capture/compare control 0 | TB0CCTL0 | 02h    |
| Capture/compare control 1 | TB0CCTL1 | 04h    |
| Capture/compare control 2 | TB0CCTL2 | 06h    |
| TB0 counter               | TB0R     | 10h    |
| Capture/compare 0         | TB0CCR0  | 12h    |
| Capture/compare 1         | TB0CCR1  | 14h    |
| Capture/compare 2         | TB0CCR2  | 16h    |
| TB0 expansion 0           | TB0EX0   | 20h    |
| TB0 interrupt vector      | TB0IV    | 2Eh    |

# Table 6-35. Timer1\_B3 Registers (Base Address: 03C0h)

| REGISTER DESCRIPTION      | REGISTER | OFFSET |
|---------------------------|----------|--------|
| TB1 control               | TB1CTL   | 00h    |
| Capture/compare control 0 | TB1CCTL0 | 02h    |
| Capture/compare control 1 | TB1CCTL1 | 04h    |
| Capture/compare control 2 | TB1CCTL2 | 06h    |



# Table 6-35. Timer1\_B3 Registers (Base Address: 03C0h) (continued)

| REGISTER DESCRIPTION | REGISTER | OFFSET |
|----------------------|----------|--------|
| TB1 counter          | TB1R     | 10h    |
| Capture/compare 0    | TB1CCR0  | 12h    |
| Capture/compare 1    | TB1CCR1  | 14h    |
| Capture/compare 2    | TB1CCR2  | 16h    |
| TB1 expansion 0      | TB1EX0   | 20h    |
| TB1 interrupt vector | TB1IV    | 2Eh    |

# Table 6-36. eUSCI\_A0 Registers (Base Address: 0500h)

| REGISTER DESCRIPTION          | REGISTER    | OFFSET |
|-------------------------------|-------------|--------|
| eUSCI_A control word 0        | UCA0CTLW0   | 00h    |
| eUSCI_A control word 1        | UCA0CTLW1   | 02h    |
| eUSCI_A control rate 0        | UCA0BR0     | 06h    |
| eUSCI_A control rate 1        | UCA0BR1     | 07h    |
| eUSCI_A modulation control    | UCA0MCTLW   | 08h    |
| eUSCI_A status                | UCA0STAT    | 0Ah    |
| eUSCI_A receive buffer        | UCA0RXBUF   | 0Ch    |
| eUSCI_A transmit buffer       | UCA0TXBUF   | 0Eh    |
| eUSCI_A LIN control           | UCA0ABCTL   | 10h    |
| eUSCI_A IrDA transmit control | IUCA0IRTCTL | 12h    |
| eUSCI_A IrDA receive control  | IUCA0IRRCTL | 13h    |
| eUSCI_A interrupt enable      | UCA0IE      | 1Ah    |
| eUSCI_A interrupt flags       | UCA0IFG     | 1Ch    |
| eUSCI_A interrupt vector word | UCA0IV      | 1Eh    |

# Table 6-37. eUSCI\_B0 Registers (Base Address: 0540h)

| REGISTER DESCRIPTION           | REGISTER    | OFFSET |
|--------------------------------|-------------|--------|
| eUSCI_B control word 0         | UCB0CTLW0   | 00h    |
| eUSCI_B control word 1         | UCB0CTLW1   | 02h    |
| eUSCI_B bit rate 0             | UCB0BR0     | 06h    |
| eUSCI_B bit rate 1             | UCB0BR1     | 07h    |
| eUSCI_B status word            | UCB0STATW   | 08h    |
| eUSCI_B byte counter threshold | UCB0TBCNT   | 0Ah    |
| eUSCI_B receive buffer         | UCB0RXBUF   | 0Ch    |
| eUSCI_B transmit buffer        | UCB0TXBUF   | 0Eh    |
| eUSCI_B I2C own address 0      | UCB0I2COA0  | 14h    |
| eUSCI_B I2C own address 1      | UCB0I2COA1  | 16h    |
| eUSCI_B I2C own address 2      | UCB0I2COA2  | 18h    |
| eUSCI_B I2C own address 3      | UCB0I2COA3  | 1Ah    |
| eUSCI_B receive address        | UCB0ADDRX   | 1Ch    |
| eUSCI_B address mask           | UCB0ADDMASK | 1Eh    |
| eUSCI_B I2C slave address      | UCB0I2CSA   | 20h    |
| eUSCI_B interrupt enable       | UCB0IE      | 2Ah    |
| eUSCI_B interrupt flags        | UCB0IFG     | 2Ch    |
| eUSCI_B interrupt vector word  | UCB0IV      | 2Eh    |



# Table 6-38. Backup Memory Registers (Base Address: 0660h)

| REGISTER DESCRIPTION | REGISTER | OFFSET |
|----------------------|----------|--------|
| Backup memory 0      | BAKMEM0  | 00h    |
| Backup memory 1      | BAKMEM1  | 02h    |
| Backup memory 2      | BAKMEM2  | 04h    |
| Backup memory 3      | BAKMEM3  | 06h    |
| Backup memory 4      | BAKMEM4  | 08h    |
| Backup memory 5      | BAKMEM5  | 0Ah    |
| Backup memory 6      | BAKMEM6  | 0Ch    |
| Backup memory 7      | BAKMEM7  | 0Eh    |
| Backup memory 8      | BAKMEM8  | 10h    |
| Backup memory 9      | BAKMEM9  | 12h    |
| Backup memory 10     | BAKMEM10 | 14h    |
| Backup memory 11     | BAKMEM11 | 16h    |
| Backup memory 12     | BAKMEM12 | 18h    |
| Backup memory 13     | BAKMEM13 | 1Ah    |
| Backup memory 14     | BAKMEM14 | 1Ch    |
| Backup memory 15     | BAKMEM15 | 1Eh    |

# Table 6-39. ADC Registers (Base Address: 0700h)

| REGISTER DESCRIPTION                 | REGISTER | OFFSET |
|--------------------------------------|----------|--------|
| ADC control 0                        | ADCCTL0  | 00h    |
| ADC control 1                        | ADCCTL1  | 02h    |
| ADC control 2                        | ADCCTL2  | 04h    |
| ADC window comparator low threshold  | ADCLO    | 06h    |
| ADC window comparator high threshold | ADCHI    | 08h    |
| ADC memory control 0                 | ADCMCTL0 | 0Ah    |
| ADC conversion memory                | ADCMEM0  | 12h    |
| ADC interrupt enable                 | ADCIE    | 1Ah    |
| ADC interrupt flags                  | ADCIFG   | 1Ch    |
| ADC interrupt vector word            | ADCIV    | 1Eh    |

# Table 6-40. eCOMP0 Registers (Base Address: 08E0h)

| REGISTER DESCRIPTION            | REGISTER  | OFFSET |
|---------------------------------|-----------|--------|
| Comparator control 0            | CPCTL0    | 00h    |
| Comparator control 1            | CPCTL1    | 02h    |
| Comparator interrupt            | CPINT     | 06h    |
| Comparator interrupt vector     | CPIV      | 08h    |
| Comparator built-in DAC control | CPDACCTL  | 10h    |
| Comparator built-in DAC data    | CPDACDATA | 12h    |

# Table 6-41. SAC0 Registers (Base Address: 0C80h)

| REGISTER DESCRIPTION | REGISTER | OFFSET |
|----------------------|----------|--------|
| SAC0 OA control      | SAC0OA   | 00h    |

# Table 6-42. TIA0 Registers (Base Address: 0F00h)

| REGISTER DESCRIPTION | REGISTER | OFFSET |
|----------------------|----------|--------|
| TIA control          | TRICTL   | 00h    |



# 6.12 Input/Output Diagrams

# 6.12.1 Port P1 Input/Output With Schmitt Trigger

Figure 6-5 shows the port diagram. Table 6-43 summarizes the selection of the port functions.




Figure 6-5. Port P1 Input/Output With Schmitt Trigger




# **Table 6-43. Port P1 Pin Functions**

| DIVINAME (D( )                          | x | FILLOTION        | CONTRO     | CONTROL BITS AND SIGNALS <sup>(1)</sup> |          |          |
|---|---|------------------|------------|---|----------|----------|
| PIN NAME (P1.x)                         |   | FUNCTION         | P1DIR.x    | P1SELx                                  | JTAG     |          |
| P1.0/UCB0STE/SMCLK/<br>C0/A0/Veref+     | 0 | P1.0 (I/O)       | I: 0; O: 1 | 00                                      | N/A      |          |
|   |   | UCB0STE          | X          | 01                                      | N/A      |          |
|   |   | SMCLK            | 1          | 10                                      | <b>.</b> |          |
|   |   | VSS              | 0          |   | N/A      |          |
|   |   | C0, A0/Veref+    | Х          | 11                                      | N/A      |          |
|   |   | P1.1 (I/O)       | I: 0; O: 1 | 0                                       | N/A      |          |
|   |   | UCB0CLK          | X          | 01                                      | N/A      |          |
| P1.1/UCB0CLK/ACLK/<br>C1A1              | 1 | ACLK             | 1          | 40                                      | NI/A     |          |
| OTAT                                    |   | VSS              | 0          | 10 N/A                                  | N/A      |          |
|   |   | C1, A1           | Х          | 11                                      | N/A      |          |
|   |   | P1.2 (I/O)       | I: 0; O: 1 | 00                                      | N/A      |          |
| P1.2/UCB0SIMO/                          |   | UCB0SIMO/UCB0SDA | X          | 01                                      | N/A      |          |
| UCB0SDA/TB0TRG/<br>OA0-/A2/Veref-       | 2 | TB0TRG           | 0          | 10                                      | N/A      |          |
|   |   | OA0-, A2/Veref-  | X          | 11                                      | N/A      |          |
|   |   | P1.3 (I/O)       | I: 0; O: 1 | 00                                      | N/A      |          |
| P1.3/UCB0SOMI/<br>UCB0SCL/OA0O/A3       | 3 | UCB0SOMI/UCB0SCL | X          | 01                                      | N/A      |          |
| 000000000000000000000000000000000000000 |   | OA0O, A3         | X          | 11                                      | N/A      |          |
|   |   | P1.4 (I/O)       | I: 0; O: 1 | 00                                      | Disabled |          |
| P1.4/UCA0STE/TCK/                       | 4 | UCA0STE          | X          | 01                                      | Disabled |          |
| OA0+/A4                                 | 4 | OA0+, A4         | X          | 11                                      | Disabled |          |
|   |   | JTAG TCK         | X          | Χ                                       | TCK      |          |
|   |   | P1.5 (I/O)       | I: 0; O: 1 | 00                                      | Disabled |          |
| P1.5/UCA0CLK/TMS/                       | 5 | UCA0CLK          | X          | 01                                      | Disabled |          |
| TRI0O/A5                                | 5 | TRIOO, A5        | X          | 11                                      | Disabled |          |
|   |   | JTAG TMS         | X          | Χ                                       | TMS      |          |
|   |   | P1.6 (I/O)       | I: 0; O: 1 | 00                                      | Disabled |          |
|   |   | UCA0RXD/UCA0SOMI | X          | 01                                      | Disabled |          |
| P1.6/UCA0RXD/<br>UCA0SOMI/TB0.1/TDI/    | 6 |                  | TB0.CCI1A  | 0                                       | 10       | Disabled |
| TCLK/TRI0-/A6                           | 0 | TB0.1            | 1          | 10                                      | Disabled |          |
|   |   | TRI0-, A6        | X          | 11                                      | Disabled |          |
|   |   | JTAG TDI/TCLK    | X          | Χ                                       | TDI/TCLK |          |
|   |   | P1.7 (I/O)       | I: 0; O: 1 | 00                                      | Disabled |          |
|   |   | UCA0TXD/UCA0SIMO | X          | 01                                      | Disabled |          |
| P1.7/UCA0TXD/<br>UCA0SIMO/TB0.2/TDO/    | 7 | TB0.CCI2A        | 0          | 10                                      | Disabled |          |
| TRI0+/A7/VREF+                          | ′ | TB0.2            | 1          | 10                                      | Disabled |          |
|   |   | TRI0+, A7, VREF+ | X          | 11                                      | Disabled |          |
|   |   | JTAG TDO         | X          | Χ                                       | TDO      |          |

<sup>(1)</sup> X = don't care

# 6.12.2 Port P2 Input/Output With Schmitt Trigger

Figure 6-6 shows the port diagram. Table 6-44 summarizes the selection of the port functions.



NOTE: Functional representation only.

Figure 6-6. Port P2 Input/Output With Schmitt Trigger



# **Table 6-44. Port P2 Pin Functions**

| PIN NAME (P2.x)         |   | FUNCTION         | CONTROL BITS A | CONTROL BITS AND SIGNALS <sup>(1)</sup> |  |
|-------------------------|---|------------------|----------------|---|--|
|                         | X |                  | P2DIR.x        | P2SELx                                  |  |
|                         |   | P2.0 (I/O)       | I: 0; O: 1     | 00                                      |  |
| D0 0/TD4 4/00LIT        |   | TB1.CCI1A        | 0              | 0.4                                     |  |
| P2.0/TB1.1/COUT         | 0 | TB1.1            | 1              | 01                                      |  |
|                         |   | COUT             | 1              | 10                                      |  |
|                         |   | P2.1 (I/O)0      | I: 0; O: 1     | 00                                      |  |
| P2.1/TB1.2              | 1 | TB1.CCI2A        | 0              | 04                                      |  |
|                         |   | TB1.2            | 1              | 01                                      |  |
|                         |   | P2.2 (I/O)       | I: 0; O: 1     | 00                                      |  |
| P2.2/UCB0STE/TB1CLK     | 2 | UCB0STE          | X              | 01                                      |  |
| P2.2/UCB051E/1B1CLK     | 2 | TB1CLK           | 0              | 10                                      |  |
|                         |   | VSS              | 1              | 10                                      |  |
|                         |   | P2.3 (I/O)       | I: 0; O: 1     | 00                                      |  |
| P2.3/UCB0CLK/TB1TRG     | 3 | UCB0CLK          | X              | 01                                      |  |
|                         |   | TB1TRG           | 0              | 10                                      |  |
| P2.4/UCB0SIMO/UCB0SDA   | 4 | P2.4 (I/O)       | I: 0; O: 1     | 00                                      |  |
| P2.4/UCBUSINO/UCBUSDA   | 4 | UCB0SIMO/UCB0SDA | X              | 01                                      |  |
| DO E/LICROSOMI/LICROSOL | 5 | P2.5 (I/O)       | I: 0; O: 1     | 00                                      |  |
| P2.5/UCB0SOMI/UCB0SCL   | 5 | UCB0SOMI/UCB0SCL | X              | 01                                      |  |
|                         |   | P2.6 (I/O)       | I: 0; O: 1     | 00                                      |  |
| DO 6/MOUK/VOUT          | 6 | MCLK             | 1              | 01                                      |  |
| P2.6/MCLK/XOUT          | О | VSS              | 0              |   |  |
|                         |   | XOUT             | X              | 10                                      |  |
|                         |   | P2.7 (I/O)       | I: 0; O: 1     | 00                                      |  |
| D0 7/TD0CL K/VINI       | 7 | TB0CLK           | 0              | 04                                      |  |
| P2.7/TB0CLK/XIN         | ' | VSS              | 1              | 01                                      |  |
|                         |   | XIN              | X              | 10                                      |  |

<sup>(1)</sup> X = don't care



# 6.13 Device Descriptors (TLV)

Table 6-45 lists the Device IDs of the MSP430FR231x MCU variants. Table 6-46 lists the contents of the device descriptor tag-length-value (TLV) structure for the devices.

Table 6-45. Device IDs

| DEVICE       | DEVICE ID |       |  |
|--------------|-----------|-------|--|
| DEVICE       | 1A04h     | 1A05h |  |
| MSP430FR2311 | F0        | 82    |  |
| MSP430FR2310 | F1        | 82    |  |

**Table 6-46. Device Descriptors** 

| DEGODIPTION     |  | MSP430FR231x |                 |  |
|-----------------|--|--------------|-----------------|--|
|                 | DESCRIPTION  | ADDRESS      | VALUE           |  |
|                 | Info length  | 1A00h        | 06h             |  |
|                 | CRC length   | 1A01h        | 06h             |  |
|                 | 000 4 (1)  | 1A02h        | Per unit        |  |
|                 | CRC value <sup>(1)</sup>                             | 1A03h        | Per unit        |  |
| nfo block       | D : 1D   | 1A04h        | 0 711 045       |  |
|                 | Device ID  | 1A05h        | See Table 6-45. |  |
|                 | Hardware revision                                    | 1A06h        | Per unit        |  |
|                 | Firmware revision                                    | 1A07h        | Per unit        |  |
|                 | Die record tag                                       | 1A08h        | 08h             |  |
|                 | Die record length                                    | 1A09h        | 0Ah             |  |
|                 |  | 1A0Ah        | Per unit        |  |
|                 | Lativefer ID   | 1A0Bh        | Per unit        |  |
|                 | Lot wafer ID   | 1A0Ch        | Per unit        |  |
| N:d             |  | 1A0Dh        | Per unit        |  |
| Die record      | Die Versitier  | 1A0Eh        | Per unit        |  |
|                 | Die X position                                       | 1A0Fh        | Per unit        |  |
|                 | Die Versitier  | 1A10h        | Per unit        |  |
|                 | Die Y position                                       | 1A11h        | Per unit        |  |
|                 | Took requile   | 1A12h        | Per unit        |  |
|                 | Test result  | 1A13h        | Per unit        |  |
|                 | ADC calibration tag                                  | 1A14h        | Per unit        |  |
|                 | ADC calibration length                               | 1A15h        | Per unit        |  |
|                 | ADC goin footor                                      | 1A16h        | Per unit        |  |
| ADC calibration | ADC gain factor                                      | 1A17h        | Per unit        |  |
|                 | ADC -#   | 1A18h        | Per unit        |  |
|                 | ADC offset   | 1A19h        | Per unit        |  |
|                 | ADC 1.5 V reference temperature 20°C(2)              | 1A1Ah        | Per unit        |  |
|                 | ADC 1.5-V reference, temperature 30°C <sup>(2)</sup> | 1A1Bh        | Per unit        |  |
|                 | ADC 1.5-V reference, temperature 85°C <sup>(2)</sup> | 1A1Ch        | Per unit        |  |
|                 | ADC 1.5-V reference, temperature 65°C (-)            | 1A1Dh        | Per unit        |  |

<sup>(1)</sup> The CRC value covers the checksum from 0x1A04h to 0x1A77h by applying CRC-CCITT-16 polynomial of  $X^{16} + X^{12} + X^5 + 1$ 

<sup>(2)</sup> TI recommends to do a two-point calibration for the on-chip temperature sensor in precision application.

## Table 6-46. Device Descriptors (continued)

|                   | DESCRIPTION                                       | MSP430FR231x |          |  |  |  |
|-------------------|---|--------------|----------|--|--|--|
|                   | DESCRIPTION                                       | ADDRESS      | VALUE    |  |  |  |
|                   | Calibration tag                                   | 1A1Eh        | 12h      |  |  |  |
|                   | Calibration length                                | 1A1Fh        | 04h      |  |  |  |
| Reference and DCO | 45 V  | 1A20h        | Per unit |  |  |  |
| calibration       | 1.5-V reference factor                            | 1A21h        | Per unit |  |  |  |
|                   | DCO ton pottings for 46 MHz, tomporature 20°C (3) | 1A22h        | Per unit |  |  |  |
|                   | DCO tap settings for 16 MHz, temperature 30°C (3) | 1A23h        | Per unit |  |  |  |

<sup>(3)</sup> This value can be directly loaded into the DCO bits in the CSCTL0 register to get an accurate 16-MHz frequency at room temperature, especially when MCU exits from LPM3 and below. TI also suggests using a predivider to decrease the frequency if the temperature drift might result an overshoot above 16 MHz.

### 6.14 Identification

### 6.14.1 Revision Identification

The device revision information is shown as part of the top-side marking on the device package. The device-specific errata sheet describes these markings. For links to all of the errata sheets for the devices in this data sheet, see Section 8.4.

The hardware revision is also stored in the Device Descriptor structure in the Info Block section. For details on this value, see the "Hardware Revision" entries in Section 6.13.

#### 6.14.2 Device Identification

The device type can be identified from the top-side marking on the device package. The device-specific errata sheet describes these markings. For links to all of the errata sheets for the devices in this data sheet, see Section 8.4.

A device identification value is also stored in the Device Descriptor structure in the Info Block section. For details on this value, see the "Device ID" entries in Section 6.13.

### 6.14.3 JTAG Identification

Programming through the JTAG interface, including reading and identifying the JTAG ID, is described in detail in the MSP430 Programming With the JTAG Interface.



# 7 Applications, Implementation, and Layout

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their implementation to confirm system functionality.

# 7.1 Device Connection and Layout Fundamentals

This section describes the recommended guidelines when designing with the MSP430. These guidelines are to make sure that the device has proper connections for powering, programming, debugging, and optimum analog performance.

# 7.1.1 Power Supply Decoupling and Bulk Capacitors

TI recommends connecting a combination of a 10-µF capacitor and a 100-nF low-ESR ceramic decoupling capacitor to the DVCC pin. Higher-value capacitors may be used but can affect supply rail ramp-up time. Decoupling capacitors must be placed as close as possible to the pins that they decouple (within a few millimeters).



Figure 7-1. Power Supply Decoupling

# 7.1.2 External Oscillator

Depending on the device variant (see Table 3-1), the device can support a low-frequency crystal (32 kHz) on the LFXT pins, a high-frequency crystal on the HFXT pins, or both. External bypass capacitors for the crystal oscillator pins are required.

It is also possible to apply digital clock signals to the LFXIN and HFXIN input pins that meet the specifications of the respective oscillator if the appropriate LFXTBYPASS or HFXTBYPASS mode is selected. In this case, the associated LFXOUT and HFXOUT pins can be used for other purposes. If the LFXOUT and HFXOUT pins are left unused, they must be terminated according to Section 4.6.

Figure 7-2 shows a typical connection diagram.




Figure 7-2. Typical Crystal Connection




See MSP430 32-kHz Crystal Oscillators for more information on selecting, testing, and designing a crystal oscillator with the MSP430 devices.

# 7.1.3 JTAG

With the proper connections, the debugger and a hardware JTAG interface (such as the MSP-FET or MSP-FET430UIF) can be used to program and debug code on the target board. In addition, the connections also support the MSP-GANG production programmers, thus providing an easy way to program prototype boards, if desired. Figure 7-3 shows the connections between the 14-pin JTAG connector and the target device required to support in-system programming and debugging for 4-wire JTAG communication. Figure 7-4 shows the connections for 2-wire JTAG mode (Spy-Bi-Wire).


The connections for the MSP-FET and MSP-FET430UIF interface modules and the MSP-GANG are identical. Both can supply  $V_{CC}$  to the target board (through pin 2). In addition, the MSP-FET and MSP-FET430UIF interface modules and MSP-GANG have a  $V_{CC}$  sense feature that, if used, requires an alternate connection (pin 4 instead of pin 2). The VCC-sense feature detects the local  $V_{CC}$  present on the target board (that is, a battery or other local power supply) and adjusts the output signals accordingly. Figure 7-3 and Figure 7-4 show a jumper block that supports both scenarios of supplying  $V_{CC}$  to the target board. If this flexibility is not required, the desired  $V_{CC}$  connections may be hardwired to eliminate the jumper block. Pins 2 and 4 must not be connected at the same time.

For additional design information regarding the JTAG interface, see the MSP430 Hardware Tools User's Guide.



- A. If a local target power supply is used, make connection J1. If power from the debug or programming adapter is used, make connection J2.
- B. The upper limit for C1 is 1.1 nF when using TI tools. TI recommends a 1-nF capacitor to enable high-speed SBW communication.

Figure 7-3. Signal Connections for 4-Wire JTAG Communication



- A. Make connection J1 if a local target power supply is used, or make connection J2 if the target is powered from the debug or programming adapter.
- B. The device RST/NMI/SBWTDIO pin is used in 2-wire mode for bidirectional communication with the device during JTAG access, and any capacitance that is attached to this signal may affect the ability to establish a connection with the device. The upper limit for C1 is 1.1 nF when using TI tools. TI recommends a 1-nF capacitor to enable high-speed SBW communication.

Figure 7-4. Signal Connections for 2-Wire JTAG Communication (Spy-Bi-Wire)

# 7.1.4 Reset

The reset pin can be configured as a reset function (default) or as an NMI function in the Special Function Register (SFR), SFRRPCR.

In reset mode, the  $\overline{RST}/NMI$  pin is active low, and a pulse applied to this pin that meets the reset timing specifications generates a BOR-type device reset.

Setting SYSNMI causes the RST/NMI pin to be configured as an external NMI source. The external NMI is edge sensitive, and its edge is selectable by SYSNMIIES. Setting the NMIIE enables the interrupt of the external NMI. When an external NMI event occurs, the NMIIFG is set.

The  $\overline{RST}/NMI$  pin can have either a pullup or pulldown that is enabled or not. SYSRSTUP selects either pullup or pulldown, and SYSRSTRE causes the pullup (default) or pulldown to be enabled (default) or not. If the  $\overline{RST}/NMI$  pin is unused, it is required either to select and enable the internal pullup or to connect an external 47-k $\Omega$  pullup resistor to the  $\overline{RST}/NMI$  pin with a 10-nF pulldown capacitor. The pulldown capacitor should not exceed 1.1 nF when using devices with Spy-Bi-Wire interface in Spy-Bi-Wire mode or in 4-wire JTAG mode with TI tools like FET interfaces or GANG programmers.

See the MSP430FR4xx and MSP430FR2xx Family User's Guide for more information on the referenced control registers and bits.

# 7.1.5 Unused Pins

For details on the connection of unused pins, see Section 4.6.



# 7.1.6 General Layout Recommendations

- Proper grounding and short traces for external crystal to reduce parasitic capacitance. See MSP430 32-kHz Crystal Oscillators for recommended layout guidelines.
- Proper bypass capacitors on DVCC, AVCC, and reference pins if used.
- Avoid routing any high-frequency signal close to an analog signal line. For example, keep digital switching signals such as PWM or JTAG signals away from the oscillator circuit and ADC signals.
- Proper ESD level protection should be considered to protect the device from unintended high-voltage electrostatic discharge. See MSP430 System-Level ESD Considerations for guidelines.

## 7.1.7 Do's and Don'ts

During power up, power down, and device operation, the voltage difference between AVCC and DVCC must not exceed the limits specified in the Absolute Maximum Ratings section. Exceeding the specified limits may cause malfunction of the device including erroneous writes to RAM and FRAM.

# 7.2 Peripheral- and Interface-Specific Design Information

# 7.2.1 ADC Peripheral

## 7.2.1.1 Partial Schematic

Figure 7-5 shows the recommended decoupling circuit when an external voltage reference is used.




Figure 7-5. ADC Grounding and Noise Considerations

### 7.2.1.2 Design Requirements

As with any high-resolution ADC, appropriate printed-circuit-board layout and grounding techniques should be followed to eliminate ground loops, unwanted parasitic effects, and noise.

Ground loops are formed when return current from the ADC flows through paths that are common with other analog or digital circuitry. If care is not taken, this current can generate small unwanted offset voltages that can add to or subtract from the reference or input voltages of the ADC. The general quidelines in Section 7.1.1 combined with the connections shown in Figure 7-5 prevent this.

In addition to grounding, ripple and noise spikes on the power-supply lines that are caused by digital switching or switching power supplies can corrupt the conversion result. TI recommends a noise-free design using separate analog and digital ground planes with a single-point connection to achieve high accuracy.

Figure 7-5 shows the recommended decoupling circuit when an external voltage reference is used. The internal reference module has a maximum drive current as described in the sections *ADC Pin Enable* and 1.2-V Reference Settings of the MSP430FR4xx and MSP430FR2xx Family User's Guide.

www.ti.com

The reference voltage must be a stable voltage for accurate measurements. The capacitor values that are selected in the general guidelines filter out the high- and low-frequency ripple before the reference voltage enters the device. In this case, the 10-µF capacitor buffers the reference pin and filters any low-frequency ripple. A bypass capacitor of 100 nF filters out any high-frequency noise.

# 7.2.1.3 Layout Guidelines

Components that are shown in the partial schematic (see Figure 7-5) should be placed as close as possible to the respective device pins to avoid long traces, because they add additional parasitic capacitance, inductance, and resistance on the signal.

Avoid routing analog input signals close to a high-frequency pin (for example, a high-frequency PWM), because the high-frequency switching can be coupled into the analog signal.

# 7.3 Typical Applications

Table 7-1 provides a link to a LaunchPad<sup>™</sup> development kit. For the most up-to-date list of available tools and TI Designs, see the device-specific product folders listed in Section 8.5.

Table 7-1. Tools

| NAME                                   | LINK                                    |
|--|---|
| MSP430FR2311 LaunchPad Development Kit | http://www.ti.com/tool/MSP-EXP430FR2311 |



# 8 Device and Documentation Support

# 8.1 Getting Started

For more information on the MSP430<sup>™</sup> family of devices and the tools and libraries that are available to help with your development, visit the MSP430<sup>™</sup> ultra-low-power sensing & measurement MCUs overview.

#### 8.2 Device Nomenclature

To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all MSP MCU devices. Each MSP MCU commercial family member has one of two prefixes: MSP or XMS. These prefixes represent evolutionary stages of product development from engineering prototypes (XMS) through fully qualified production devices (MSP).

**XMS** – Experimental device that is not necessarily representative of the final device's electrical specifications

MSP - Fully qualified production device


XMS devices are shipped against the following disclaimer:

"Developmental product is intended for internal evaluation purposes."

MSP devices have been characterized fully, and the quality and reliability of the device have been demonstrated fully. Tl's standard warranty applies.

Predictions show that prototype devices (XMS) have a greater failure rate than the standard production devices. TI recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.

TI device nomenclature also includes a suffix with the device family name. This suffix indicates the temperature range, package type, and distribution format. Figure 8-1 provides a legend for reading the complete device name.



| Processor Family    | MSP = Mixed-Signal Processor<br>XMS = Experimental Silicon   |  |  |  |  |  |
|---------------------|--|--|--|--|--|--|
| MCU Platform        | MSP430 = TI's MSP430 16-Bit Low-Power Microcontroller Platform   |  |  |  |  |  |
| Memory Type         | FR = FRAM  |  |  |  |  |  |
| Series              | 2 = FRAM 2 Series up to 16 MHz without LCD   |  |  |  |  |  |
| Feature Set         | First and Second Digits: Smart Analog Combo (SAC) Level / ADC Channels / COMP / 16-bit Timers / I/O 31 = SAC-L1 / Up to 8 / 1 / 2 / Up to 16 | Third Digit: FRAM (KB) / SRAM (KB)<br>1 = 4 / 1<br>0 = 2 / 1 |  |  |  |  |
| Temperature Range   | I = -40°C to 85°C  |  |  |  |  |  |
| Packaging           | www.ti.com/packaging   |  |  |  |  |  |
| Distribution Format | T = Small reel<br>R = Large reel<br>No marking = Tube or tray  |  |  |  |  |  |

Figure 8-1. Device Nomenclature

#### 8.3 Tools and Software

Table 8-1 lists the debug features supported by these microcontrollers. See the *Code Composer Studio IDE for MSP430 MCUs User's Guide* for details on the available features.

#### **Table 8-1. Hardware Features**

| MSP430<br>ARCHITECTURE | 4-WIRE<br>JTAG | 2-WIRE<br>JTAG | BREAK-<br>POINTS<br>(N) | RANGE<br>BREAK-<br>POINTS | CLOCK<br>CONTROL | STATE<br>SEQUENCER | TRACE<br>BUFFER | LPMx.5<br>DEBUGGING<br>SUPPORT | EEM<br>VERSION |
|------------------------|----------------|----------------|-------------------------|---------------------------|------------------|--------------------|-----------------|--------------------------------|----------------|
| MSP430Xv2              | Yes            | Yes            | 3                       | Yes                       | Yes              | No                 | No              | No                             | S              |

# **Design Kits and Evaluation Modules**

## MSP430FR2311 LaunchPad Development Kit

The MSP-EXP430FR2311 LaunchPad Development Kit is an easy-to-use microcontroller development board for the MSP430FR2311 MCU. It contains everything needed to start developing quickly on the MSP430FR2x FRAM platform, including onboard emulation for programming, debugging, and energy measurements.

### MSP-FET + MSP-TS430PW20 FRAM Microcontroller Development Kit Bundle

The MSP-FET430U20 bundle combines two debugging tools that support the 20-pin PW package for the MSP430FR23x microcontroller (for example, MSP430FR2311PW20). These two tools include MSP-TS430PW20 and MSP-FET.

#### MSP-TS430PW20 20-Pin Target Development Board for MSP430FR2x MCUs

The MSP-TS430PW20 is a stand-alone ZIF socket target board used to program and debug the MSP430 MCU in-system through the JTAG interface or the Spy-Bi-Wire (2-wire JTAG) protocol. The development board supports all MSP430FR23x and MSP430FR21x flash parts in a 20-pin or 16-pin TSSOP package (TI package code: PW).

#### Software

### MSP430Ware™ Software

MSP430Ware software is a collection of code examples, data sheets, and other design resources for all MSP430 devices delivered in a convenient package. In addition to providing a complete collection of existing MSP430 design resources, MSP430Ware software also includes a high-level API called MSP430 Driver Library. This library makes it easy to program MSP430 hardware. MSP430Ware software is available as a component of CCS or as a stand-alone package.

## MSP430FR231x Code Examples

C code examples are available for every MSP device that configures each of the integrated peripherals for various application needs.

#### **MSP** Driver Library

The abstracted API of MSP Driver Library provides easy-to-use function calls that free you from directly manipulating the bits and bytes of the MSP430 hardware. Thorough documentation is delivered through a helpful API Guide, which includes details on each function call and the recognized parameters. Developers can use Driver Library functions to write complete projects with minimal overhead.

## MSP EnergyTrace™ Technology

EnergyTrace technology for MSP430 microcontrollers is an energy-based code analysis tool that measures and displays the energy profile of the application and helps to optimize it for ultra-low-power consumption.



### ULP (Ultra-Low Power) Advisor

ULP Advisor™ software is a tool for guiding developers to write more efficient code to fully use the unique ultra-low-power features of MSP and MSP432 microcontrollers. Aimed at both experienced and new microcontroller developers, ULP Advisor checks your code against a thorough ULP checklist to help minimize the energy consumption of your application. At build time, ULP Advisor provides notifications and remarks to highlight areas of your code that can be further optimized for lower power.

# FRAM Embedded Software Utilities for MSP Ultra-Low-Power Microcontrollers

The FRAM Utilities is designed to grow as a collection of embedded software utilities that leverage the ultra-low-power and virtually unlimited write endurance of FRAM. The utilities are available for MSP430FRxx FRAM microcontrollers and provide example code to help start application development. Included utilities include Compute Through Power Loss (CTPL). CTPL is utility API set that enables ease of use with LPMx.5 low-power modes and a powerful shutdown mode that allows an application to save and restore critical system components when a power loss is detected.

#### IEC60730 Software Package

The IEC60730 MSP430 software package was developed to help customers comply with IEC 60730-1:2010 (Automatic Electrical Controls for Household and Similar Use – Part 1: General Requirements) for up to Class B products, which includes home appliances, arc detectors, power converters, power tools, ebikes, and many others. The IEC60730 MSP430 software package can be embedded in customer applications running on MSP430 MCUs to help simplify the customer's certification efforts of functional safety-compliant consumer devices to IEC 60730-1:2010 Class B.

## Fixed Point Math Library for MSP

The MSP IQmath and Qmath Libraries are a collection of highly optimized and high-precision mathematical functions for C programmers to seamlessly port a floating-point algorithm into fixed-point code on MSP430 and MSP432 devices. These routines are typically used in computationally intensive real-time applications where optimal execution speed, high accuracy, and ultra-low energy are critical. By using the IQmath and Qmath libraries, it is possible to achieve execution speeds considerably faster and energy consumption considerably lower than equivalent code written using floating-point math.

### Floating Point Math Library for MSP430

Continuing to innovate in the low-power and low-cost microcontroller space, TI provides MSPMATHLIB. Leveraging the intelligent peripherals of our devices, this floating-point math library of scalar functions that are up to 26 times faster than the standard MSP430 math functions. Mathlib is easy to integrate into your designs. This library is free and is integrated in both Code Composer Studio IDE and IAR Embedded Workbench IDE.

### **Development Tools**

# Code Composer Studio™ Integrated Development Environment for MSP Microcontrollers

Code Composer Studio (CCS) integrated development environment (IDE) supports all MSP microcontroller devices. CCS comprises a suite of embedded software utilities used to develop and debug embedded applications. It includes an optimizing C/C++ compiler, source code editor, project build environment, debugger, profiler, and many other features.

# Command-Line Programmer

MSP Flasher is an open-source shell-based interface for programming MSP microcontrollers through a FET programmer or eZ430 using JTAG or Spy-Bi-Wire (SBW) communication. MSP Flasher can download binary files (.txt or .hex) directly to the MSP microcontroller without an IDE.

# MSP MCU Programmer and Debugger

The MSP-FET is a powerful emulation development tool – often called a debug probe – which lets users quickly begin application development on MSP low-power MCUs. Creating MCU software usually requires downloading the resulting binary program to the MSP device for validation and debugging.

## **MSP-GANG Production Programmer**

The MSP Gang Programmer is an MSP430 or MSP432 device programmer that can program up to eight identical MSP430 or MSP432 flash or FRAM devices at the same time. The MSP Gang Programmer connects to a host PC using a standard RS-232 or USB connection and provides flexible programming options that let the user fully customize the process.

# 8.4 Documentation Support

The following documents describe the MSP430FR231x microcontrollers. Copies of these documents are available on the Internet at www.ti.com.

# **Receiving Notification of Document Updates**

To receive notification of documentation updates—including silicon errata—go to the product folder for your device on ti.com (see Section 8.5 for links to product folders). In the upper right corner, click the "Alert me" button. This registers you to receive a weekly digest of product information that has changed (if any). For change details, check the revision history of any revised document.

#### **Errata**

#### MSP430FR2311 Device Erratasheet

Describes the known exceptions to the functional specifications.

#### MSP430FR2310 Device Erratasheet

Describes the known exceptions to the functional specifications.

#### **User's Guides**

### MSP430FR4xx and MSP430FR2xx Family User's Guide

Detailed description of all modules and peripherals available in this device family.

### MSP430 FRAM Device Bootloader (BSL) User's Guide

The bootloader (BSL) on MSP430 MCUs lets users communicate with embedded memory in the MSP430 MCU during the prototyping phase, final production, and in service. Both the programmable memory (FRAM memory) and the data memory (RAM) can be modified as required.

# MSP430 Programming With the JTAG Interface

This document describes the functions that are required to erase, program, and verify the memory module of the MSP430 flash-based and FRAM-based microcontroller families using the JTAG communication port. In addition, it describes how to program the JTAG access security fuse that is available on all MSP430 devices. This document describes device access using both the standard 4-wire JTAG interface and the 2-wire JTAG interface, which is also referred to as Spy-Bi-Wire (SBW).

# MSP430 Hardware Tools User's Guide

This manual describes the hardware of the TI MSP-FET430 Flash Emulation Tool (FET). The FET is the program development tool for the MSP430 ultra-low-power microcontroller. Both available interface types, the parallel port interface and the USB interface, are described.

### **Application Reports**

### MSP430 32-kHz Crystal Oscillators

Selection of the right crystal, correct load circuit, and proper board layout are important for a stable crystal oscillator. This application report summarizes crystal oscillator function and explains the parameters to select the correct crystal for ultra-low-power operation of the MSP430 MCU. In addition, hints and examples for correct board layout are given. The document also contains detailed information on the possible oscillator tests to ensure stable oscillator operation in mass production.



### MSP430 System-Level ESD Considerations

System-level ESD has become increasingly demanding with silicon technology scaling towards lower voltages and the need for designing cost-effective and ultra-low-power components. This application report addresses different ESD topics to help board designers and OEMs understand and design robust system-level designs. A few real-world system-level ESD protection design examples and their results are also discussed.

#### 8.5 Related Links

Table 8-2 lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 8-2. Related Links

| PARTS        | PRODUCT FOLDER | ORDER NOW  | TECHNICAL DOCUMENTS | TOOLS &<br>SOFTWARE | SUPPORT & COMMUNITY |
|--------------|----------------|------------|---------------------|---------------------|---------------------|
| MSP430FR2311 | Click here     | Click here | Click here          | Click here          | Click here          |
| MSP430FR2310 | Click here     | Click here | Click here          | Click here          | Click here          |

# 8.6 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### TI E2E™ Community

TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas, and help solve problems with fellow engineers.

#### TI Embedded Processors Wiki

Texas Instruments Embedded Processors Wiki. Established to help developers get started with embedded processors from Texas Instruments and to foster innovation and growth of general knowledge about the hardware and software surrounding these devices.

### 8.7 Trademarks

LaunchPad, MSP430, MSP430Ware, Code Composer Studio, E2E, EnergyTrace, ULP Advisor are trademarks of Texas Instruments.

All other trademarks are the property of their respective owners.

# 8.8 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 8.9 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

www.ti.com

# 9 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, see the left-hand navigation.





10-Dec-2020

#### **PACKAGING INFORMATION**

| Orderable Device   | Status (1) | Package Type | Package<br>Drawing | Pins | Package<br>Qty | Eco Plan     | Lead finish/<br>Ball material | MSL Peak Temp       | Op Temp (°C) | Device Marking<br>(4/5) | Samples |
|--------------------|------------|--------------|--------------------|------|----------------|--------------|-------------------------------|---------------------|--------------|-------------------------|---------|
| MSP430FR2310IPW16  | ACTIVE     | TSSOP        | PW                 | 16   | 90             | RoHS & Green | NIPDAU                        | Level-2-260C-1 YEAR | -40 to 85    | FR2310                  | Samples |
| MSP430FR2310IPW16R | ACTIVE     | TSSOP        | PW                 | 16   | 2000           | RoHS & Green | NIPDAU                        | Level-2-260C-1 YEAR | -40 to 85    | FR2310                  | Samples |
| MSP430FR2310IPW20  | ACTIVE     | TSSOP        | PW                 | 20   | 70             | RoHS & Green | NIPDAU                        | Level-2-260C-1 YEAR | -40 to 85    | FR2310                  | Samples |
| MSP430FR2310IPW20R | ACTIVE     | TSSOP        | PW                 | 20   | 2000           | RoHS & Green | NIPDAU                        | Level-2-260C-1 YEAR | -40 to 85    | FR2310                  | Samples |
| MSP430FR2310IRGYR  | ACTIVE     | VQFN         | RGY                | 16   | 3000           | RoHS & Green | NIPDAU                        | Level-2-260C-1 YEAR | -40 to 85    | FR2310                  | Samples |
| MSP430FR2310IRGYT  | ACTIVE     | VQFN         | RGY                | 16   | 250            | RoHS & Green | NIPDAU                        | Level-2-260C-1 YEAR | -40 to 85    | FR2310                  | Samples |
| MSP430FR2311IPW16  | ACTIVE     | TSSOP        | PW                 | 16   | 90             | RoHS & Green | NIPDAU                        | Level-2-260C-1 YEAR | -40 to 85    | FR2311                  | Samples |
| MSP430FR2311IPW16R | ACTIVE     | TSSOP        | PW                 | 16   | 2000           | RoHS & Green | NIPDAU                        | Level-2-260C-1 YEAR | -40 to 85    | FR2311                  | Samples |
| MSP430FR2311IPW20  | ACTIVE     | TSSOP        | PW                 | 20   | 70             | RoHS & Green | NIPDAU                        | Level-2-260C-1 YEAR | -40 to 85    | FR2311                  | Samples |
| MSP430FR2311IPW20R | ACTIVE     | TSSOP        | PW                 | 20   | 2000           | RoHS & Green | NIPDAU                        | Level-2-260C-1 YEAR | -40 to 85    | FR2311                  | Samples |
| MSP430FR2311IRGYR  | ACTIVE     | VQFN         | RGY                | 16   | 3000           | RoHS & Green | NIPDAU                        | Level-2-260C-1 YEAR | -40 to 85    | FR2311                  | Samples |
| MSP430FR2311IRGYT  | ACTIVE     | VQFN         | RGY                | 16   | 250            | RoHS & Green | NIPDAU                        | Level-2-260C-1 YEAR | -40 to 85    | FR2311                  | Samples |

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.



# PACKAGE OPTION ADDENDUM

10-Dec-2020

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022

# TAPE AND REEL INFORMATION





|    | Dimension designed to accommodate the component width     |
|----|---|
| B0 | Dimension designed to accommodate the component length    |
| K0 | Dimension designed to accommodate the component thickness |
| W  | Overall width of the carrier tape                         |
| P1 | Pitch between successive cavity centers                   |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

| All difficultions are norminal | 1               |                    |    |      | 1                        | 1                        |            |            |            |            | 1         | 1                |
|--------------------------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| Device                         | Package<br>Type | Package<br>Drawing |    | SPQ  | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0<br>(mm) | B0<br>(mm) | K0<br>(mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
| MSP430FR2310IPW16R             | TSSOP           | PW                 | 16 | 2000 | 330.0                    | 12.4                     | 6.9        | 5.6        | 1.6        | 8.0        | 12.0      | Q1               |
| MSP430FR2310IPW20R             | TSSOP           | PW                 | 20 | 2000 | 330.0                    | 16.4                     | 6.95       | 7.1        | 1.6        | 8.0        | 16.0      | Q1               |
| MSP430FR2310IRGYR              | VQFN            | RGY                | 16 | 3000 | 330.0                    | 12.4                     | 3.8        | 4.3        | 1.5        | 8.0        | 12.0      | Q1               |
| MSP430FR2310IRGYT              | VQFN            | RGY                | 16 | 250  | 180.0                    | 12.4                     | 3.8        | 4.3        | 1.5        | 8.0        | 12.0      | Q1               |
| MSP430FR2311IPW16R             | TSSOP           | PW                 | 16 | 2000 | 330.0                    | 12.4                     | 6.9        | 5.6        | 1.6        | 8.0        | 12.0      | Q1               |
| MSP430FR2311IPW20R             | TSSOP           | PW                 | 20 | 2000 | 330.0                    | 16.4                     | 6.95       | 7.1        | 1.6        | 8.0        | 16.0      | Q1               |
| MSP430FR2311IRGYR              | VQFN            | RGY                | 16 | 3000 | 330.0                    | 12.4                     | 3.8        | 4.3        | 1.5        | 8.0        | 12.0      | Q1               |
| MSP430FR2311IRGYT              | VQFN            | RGY                | 16 | 250  | 180.0                    | 12.4                     | 3.8        | 4.3        | 1.5        | 8.0        | 12.0      | Q1               |



www.ti.com 5-Jan-2022



\*All dimensions are nominal

| Device             | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|--------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| MSP430FR2310IPW16R | TSSOP        | PW              | 16   | 2000 | 350.0       | 350.0      | 43.0        |
| MSP430FR2310IPW20R | TSSOP        | PW              | 20   | 2000 | 350.0       | 350.0      | 43.0        |
| MSP430FR2310IRGYR  | VQFN         | RGY             | 16   | 3000 | 367.0       | 367.0      | 35.0        |
| MSP430FR2310IRGYT  | VQFN         | RGY             | 16   | 250  | 210.0       | 185.0      | 35.0        |
| MSP430FR2311IPW16R | TSSOP        | PW              | 16   | 2000 | 350.0       | 350.0      | 43.0        |
| MSP430FR2311IPW20R | TSSOP        | PW              | 20   | 2000 | 350.0       | 350.0      | 43.0        |
| MSP430FR2311IRGYR  | VQFN         | RGY             | 16   | 3000 | 367.0       | 367.0      | 35.0        |
| MSP430FR2311IRGYT  | VQFN         | RGY             | 16   | 250  | 210.0       | 185.0      | 35.0        |

# PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022

# **TUBE**



#### \*All dimensions are nominal

| 7 III GITTIOTOTOTO GITO TTOTTIITIGI |              |              |      |     |        |        |        |        |
|-------------------------------------|--------------|--------------|------|-----|--------|--------|--------|--------|
| Device                              | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | T (µm) | B (mm) |
| MSP430FR2310IPW16                   | PW           | TSSOP        | 16   | 90  | 530    | 10.2   | 3600   | 3.5    |
| MSP430FR2310IPW20                   | PW           | TSSOP        | 20   | 70  | 530    | 10.2   | 3600   | 3.5    |
| MSP430FR2311IPW16                   | PW           | TSSOP        | 16   | 90  | 530    | 10.2   | 3600   | 3.5    |
| MSP430FR2311IPW20                   | PW           | TSSOP        | 20   | 70  | 530    | 10.2   | 3600   | 3.5    |





## NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# PW (R-PDSO-G20)

# PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.







## NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
- G. Package complies to JEDEC MO-241 variation BA.



# RGY (R-PVQFN-N16)

# PLASTIC QUAD FLATPACK NO-LEAD

### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions

4206353-3/P 03/14

NOTE: All linear dimensions are in millimeters



# RGY (R-PVQFN-N16)

# PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="https://www.ti.com">http://www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



# IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated