
## MODULE 5 - DESIGN OF SEQUENTIAL LOGIC CIRCUITS


Dr. E.Papanasam papanasam.e@vit.ac.in AP Senior School of Electronics VIT Chennai

## SEQUENTIAL CIRCUIT



#### SR LATCH

• Asynchronous sequential circuits can be implemented by employing a basic flip-flop commonly referred to as an SR latch




| _               | Q' | Q | R | S |
|-----------------|----|---|---|---|
|                 | 0  | 1 | 0 | 1 |
| (After SR = 10) | 0  | 1 | 0 | 0 |
|                 | 1  | 0 | 1 | 0 |
| (After SR = 0)  | 1  | 0 | 0 | 0 |
|                 | 0  | 0 | 1 | 1 |


#### FLIP-FLOP


- A flip-flop circuit can maintain a binary state indefinitely (as long as power is delivered to the circuit) until directed by an input signal to switch states
- The major differences among various types of flip-flops are in the number of inputs they possess and in the manner in which the inputs affect the binary state

#### BASIC FLIP-FLOP CIRCUIT




## RS FLIP-FLOP






| Q | S        | R | Q(t+1)        |
|---|----------|---|---------------|
| 0 | 0        | 0 | 0             |
| 0 | U        | 1 | 0             |
| U |          | Ü | 1             |
|   |          |   | 1 determinate |
| ì |          |   | !             |
| 1 | $\Theta$ | 1 | U             |
| ] | ì        | 0 | 1             |
| 1 | i        | j | Indeterminate |




#### D FLIP-FLOP


- Eliminate the undesirable condition of the indeterminate state in the RS flip-flop
- Ensure inputs S and R are never equal to I at the same time



## D FLIP-FLOP

| Q           | D | Q(t+1) |
|-------------|---|--------|
| 0           | 0 | 0      |
| 0<br>0<br>1 | 1 | 1      |
|             | 0 | 0      |
| 1           | 1 | -1     |






#### JK FLIP-FLOPS

- Refinement of the RS flip-flop
- Indeterminate state of the RS type is defined in the JK type
- Inputs J and K behave like inputs S and R to set and clear the flip-flop, respectively
- The input marked J is for set and the input marked K is for reset
- When both inputs J and K are equal to 1, the flipflop switches to its complement state

## JK FLIP-FLOP



| Q     | J | K | Q(t+1) |
|-------|---|---|--------|
| 0     | 0 | 0 | 0      |
| 0 0 0 | 0 | 1 | 0      |
| 0     | 1 | 0 | 1      |
| 0     | 1 | 1 | 1      |
| 1     | 0 | 0 | 1      |
| 1     | 0 | 1 | 0      |
| 1     | 1 | 0 | 1      |
| 1     | 1 | 1 | 0      |

 $Q = \begin{cases} 1 & 1 & 1 \\ 1 & 1 & 1 \\ K & K \end{cases}$  Q(t+1) = JQ' + K'Q

01


10


(b) Characteristic table

#### T FLIP-FLOPS

- Single-input version of the JK flip-flop
- T flip-flop is obtained from the JK flip-flop when both inputs are tied together
- The designation T comes from the ability of the flip-flop to "toggle," or complement, its state.
- Regardless of the present state, the flip-flop complements its output when the clock pulse occurs while input T is I

## T FLIP-FLOPS






#### REGISTERS

- A register is a group of binary cells suitable for holding binary information.
- A group of flip-flops constitutes a register, since each flip-flop is a binary cell capable of storing one bit of information
- An <u>n-bit register has a group of n flip-flops</u> and is capable of storing any binary information containing n bits
- In addition to the flip-flops, a register <u>may have combinational</u> <u>gates</u> that <u>perform certain data-processing tasks</u>
- Register consists of a group of flip-flops and gates that affect their transition
- The <u>flip-flops hold binary information</u> and the <u>gates control</u> when and how new information is transferred into the <u>register</u>.

## 4-BIT REGISTER



#### SHIFT REGISTERS


#### Register:

A set of n flip-flops
Each flip-flop stores one bit
Two basic functions: data storage and data
movement

#### Shift Register:


A register that allows each of the flip-flops to pass the stored information to its adjacent neighbour

#### BASIC DATA MOVEMENT IN SHIFT REGISTERS



#### SHIFT REGISTERS


- A register capable of shifting its binary information either to the right or to the left is called a shift register
- The logical configuration of a shift register <u>consists of a chain of flip-flops connected in cascade</u>, <u>with the output of one flip-flop connected to the input of the next flip-flop</u>
- All flip-flops receive a common clock pulse that causes the shift from one stage to the next




## SHIFT REGISTERS (SISO)

- The Q output of a given flip-flop is connected to the D input of the flip-flop at its right
- Each clock pulse shifts the contents of the register one bit position to the right
- The **serial input** determines what goes into the leftmost flip-flop during the shift
- The **serial output** is taken from the output of the rightmost flip-flop
- Applications: Ring counter


## TIMING DIAGRAM OF 4-BIT SISO SHIFT REGISTER




## SERIAL IN PARALLEL OUT (SIPO)




## SERIAL IN PARALLEL OUT (SIPO)




## 4-BIT PISO SHIFT REGISTER




## PISO



## PARALLEL IN PARALLEL OUT (PIPO)



## PIPO



#### COUNTERS

- A sequential circuit that goes through a prescribed sequence of states upon the application of input pulses
- The input pulses, called count pulses, may be clock pulses or they may originate from an external source and may occur at prescribed intervals of time or at random
- In a counter, the sequence of states may follow a binary count or any other sequence of states
- Counters are found in almost all equipment containing digital logic.
- Used for counting the number of occurrences of an event
- Useful for generating timing sequences to control operations in a digital system

#### BINARY COUNTER

- A counter that follows the binary sequence is called a binary counter
- An n-bit binary counter consists of n flip-flops and can count in binary from 0 to 2<sup>n-1</sup>

# DESIGN OF SYNCHRONOUS SEQUENTIAL CIRCUIT


- The design of a clocked sequential circuit starts from
  - a set of specifications and culminates in a logic diagram
  - or
  - a list of Boolean functions from which the logic diagram can be obtained
- Sequential circuit requires a state table for its specification
- The first step in the design of sequential circuits is to obtain a state table or an equivalent representation state diagram

# DESIGN OF SYNCHRONOUS SEQUENTIAL CIRCUIT

- A synchronous sequential circuit is made up of flip-flops and combinational gates
- The design of the circuit consists of choosing the flip-flops and then finding a combinational gate structure that, together with the flip-flops, produces a circuit that fulfills the stated specifications
- The number of flip-flops is determined from the number of states needed in the circuit

#### DESIGN OF 3-BIT BINARY UP COUNTER

State diagram and Excitation Table




| Pres  | esent State Next State |       | ate     | Flip-f  | lop ir | puts            |    |                 |
|-------|------------------------|-------|---------|---------|--------|-----------------|----|-----------------|
| $A_2$ | $A_i$                  | $A_0$ | $A_{i}$ | $A_{l}$ | $A_0$  | TA <sub>2</sub> | TA | TA <sub>0</sub> |
| 0     | 0                      | 0     | 0       | 0       | 1      | 0               | 0  | 1               |
| 0     | 0                      | 1     | 0       | 1       | 0      | 0               | I  | 1               |
| 0     | 1                      | 0     | 0       | 1       | 1      | 0               | 0  | 1               |
| 0     | 1                      | 1     | 1       | 0       | 0      | 1               | 1  | 1               |
| 1     | ()                     | 0     | 1       | 0       | 1      | 0               | 0  | 1               |
| l     | 0                      | 1     | I       | J       | 0      | 0               | Ì  | Ī               |
| 1     | ŀ                      | ()    | 1       | Ī       | ŧ      | 0               | Œ  | 1               |
| 1     | 1                      | 1     | 0       | 0       | 0      | 1               | 1  | l               |


State


Table

## DESIGN OF 3-BIT BINARY COUNTER

o K-map










**IC 7473 Pinout Diagram** 


Asser Binary counter PPI HIGH FFO (E93) clk 6





### DECADE CONTER







### RING COUNTER

- Developed by modifying a shift register
- Used in digital system to generate control pulses.
- A typical 4-bit ring counter is made of D-flip flops or JK-flip flop connected in cascade with the non-complemented output of the last stage connected as an input to the first stage.
- There are no external inputs except the clock signal
- Ring counter has **Mod = n 'n' is the number of bits**
- It means 4-bit ring counter has 4 states
- Divides the frequency of the clock signal by 'n'.
- o n is the bit size of the ring counter.
- Can be used as a <u>frequency divider</u>

# RING COUNTER




| States | $Q_A$ | $Q_B$       | Qc         | $Q_D$ |
|--------|-------|-------------|------------|-------|
| 1      | 1     | 0           | 0          | 0     |
| 2      | 0     | etricaltoch | 0          | 0     |
| 3      | 0     | 0           | nology.org | 0     |
| 4      | 0     | 0           | 0          | 1     |



## JOHNSON COUNTER


o Default state of Johnson counter is 0000



| States | $Q_A$ | $Q_B$ | Qc | $\mathbf{Q}_{D}$ |
|--------|-------|-------|----|------------------|
| 1      | 0     | 0     | 0  | 0                |
| 2      | 1     | 0     | 0  | 0                |
| 3      | 1     | 1     | 0  | 0                |
| 4      | 1     | (FP)  | 1  | 0                |
| 5      | 1 -   | 1     | 1  | 1                |
| 6      | 0     | 43    | 1  | 1                |
| 7      | 0     | 0     | 1  | 1                |
| 8      | 0     | 0     | 0  | 1                |

### JOHNSON COUNTER

- More outputs as compared to ring counter.
- It has same number of flip flop but it can count twice the number of states the ring counter can count.
- It count the data in a continuous loop
- It only needs half the number of flip-flops compared to the standard ring counter for the same MOD
- o Divides a clock signal's frequency by '2n'.
- o n is the bit size of the counter.
- Johnson counter uses less number of flip-flops compare to a typical ring counter.



### Verilog Modeling - Design Block

- o module up\_counter(input clk, reset, output[3:0] counter);
- reg [3:0] counter\_up; // up counter
- o always @(posedge clk or posedge reset)
- o begin if(reset) counter\_up <= 4'd0;</pre>
- o else counter\_up <= counter\_up + 4'd1;</pre>
- o end
- o assign counter = counter\_up;
- o endmodule

#### TEST BENCH

- o module upcounter\_testbench();
- reg clk, reset;
- wire [3:0] counter;
- o up\_counter dut(clk, reset, counter);
- Initial
- o begin
  - clk=**0**;
  - **forever** #5 clk=~clk;
- o end
- initial
- begin
  - reset=1;
  - #20; reset=0;
- o end
- endmodule

- module down\_counter(input clk, reset, output [3:0] counter);
- o reg [3:0] counter\_down; // down counter
- o always @(posedge clk or posedge reset)
- o begin
- o if(reset) counter\_down <= 4'hf;</pre>
- o else counter\_down <= counter\_down 4'd1;</pre>
- end
- assign counter = counter\_down;
- endmodule

- o module downcounter\_testbench();
- reg clk, reset;
- wire [3:0] counter;
- o down\_counter dut(clk, reset, counter);
- initial
- o begin
- clk=0;
- forever #5 clk=~clk;
- o end
- initial
- begin
- o reset=1; #20; reset=0;
- o end
- o endmodule

- module up\_down\_counter(input clk, reset,up\_down, output[3:0] counter);
- reg [3:0] counter\_up\_down; // down counter always @(posedge clk or posedge reset)
- o begin if(reset) counter\_up\_down <= 4'h0;</pre>
- else if(~up\_down)
- o counter\_up\_down <= counter\_up\_down + 4'd1;</pre>
- o else counter\_up\_down <= counter\_up\_down 4'd1;
  end</pre>
- **assign** counter = counter\_up\_down;
- endmodule

- module updowncounter\_testbench;
- reg clk, reset,up\_down;
- wire [3:0] counter;
- up\_down\_counter dut(clk, reset,up\_down, counter);
- initial
- o begin
  - clk=0; **forever** #5 clk=~clk;
- o end
- initial
- o begin
  - reset=1; up\_down=0;
  - #20; reset=0; #200; up\_down=1;
- o end
- endmodule

# 4 BIT JOHNSON COUNTER:

```
module johnson counter(Clock, Reset, Count out);
input Clock,Reset;
output [3:0] Count out;
reg [3:0] Count temp;
always @(posedge(Clock) or Reset)
begin
   if(Reset == 1'b1)
begin
Count temp = 4'b0000;
end
   else if(Clock == 1'b1)
       begin
Count temp = {^{\sim}Count temp[0], Count temp[3:1]}; end
       end
  //The Count value is assigned to final output port.
  assign Count out = Count temp;
endmodule
```

#### RIPPLE COUNTER

```
module ripple ( input clk, input rstn, output [3:0] out);

wire q0;
wire qn0;
wire q1;
wire qn1;
wire q2;
wire q2;
wire qn2;
wire q3;
wire qn3;
```

```
assign out = {qn3, qn2, qn1, qn0};
endmodule
```

- https://www.fpga4student.com/2017/03/verilogcode-for-counter-with-testbench.html
- https://verilogcodes.blogspot.com/2015/10/verilogcode-for-4-bit-johnson-counter.html
- https://www.chipverify.com/verilog/verilog-ripplecounter-dff