ECE 425: MP3

Evan Miller (evanmm2) Due: 5/7/20

Table of Contents:

Page 1: Size of the layouts and title

Page 2: Controller_sythensized controller schematic view inside controller

Page 3 - 20: Encounter Summary Report

Page 21-22: am2901 layout looking 1 layer deep

Page 23-24: am2901 layout looking only at the top layer of the modules

Size of 275 controller: 10303 Size of 325 controller: 8769

Final Size of the am2901: 30920.20608



```
# Generated by: Cadence Encounter 14.28-s033 1
                  Linux x86_64(Host ID linux-32.ews.illinois.edu)
# 0S:
                Sat May 2 06:54:44 2020
 Generated on:
               controler
summaryReport -noHtml -outfile summaryReport.rpt
# Design:
# Command:
_____
General Design Information
_____
Design Status: Routed
Design Name: controller
# Instances: 320
# Hard Macros: 0
# Std Cells: 320
   -----
   Standard Cells in Netlist
   -----
             Cell Type Instance Count Area (um^2)
                                      130.6368
               ABorC
               and2 1
                                           81.6480
                                1 61.0460
168 2743.3728
59 2890.3392
4 195.9552
               filler
                inv_1
                                 4 195.9552
8 391.9104
8 653.1840
4 457.2288
5 326.5920
12 783.8208
3 244.9440
41 2008.5408
4 457.2288
                inv_2
                inv_4
              invzp_1
               mux2_1
              nand2_1
              nand2 2
              nand4_1
               nor2_1
               nor2 4
                                  1
                                          65.3184
               nor3_1
               nor4_1
                                           81.6480
# Pads: 0
# Net: 209
# Special Net: 125
# IO Pins:
   Issued IO Information
   -----
   # Unplaced IO Pin 0
   # Floating IO
       ------
       Floating IO
       -----
          Floating IO Name
                    c[0]
                    c[1]
   # IO Connected to Non-IO Inst
       ------
       IO Connected to Non-IO Inst
       -----
                  IO Name Non-IO Inst Name
             write_en_inv
                                        U149
                                        U179
                 Q_en_inv
                    Q_en
                                       U179
                                       U220
                    inv_r
                    inv s
                                       U275
        regfile_selecter[0]
                                       U146
       regfile_selecter[1]
                                     drvqshl
         regfile select[0]
                                       U146
         regfile_select[1]
                                       U207
       Q mux select bar[0]
                                        U206
       Q_mux_select_bar[1]
                                        U203
```

Q mux select[0]	U205
Q_mux_select[0] Q_mux_select[1]	U202
s_select_bar[0]	U199
<pre>s_select_bar[1] s select[0]</pre>	U147 U200
s_select[1]	U197
<pre>r_select_bar[0] r select bar[1]</pre>	U196 U194
r_select[0]	U195
r_select[1]	U148 U191
<pre>mux_input_bar[0] mux_input_bar[1]</pre>	U189
<pre>mux_input[0] mux input[1]</pre>	U192 U190
y_select_bar	U184
y_select reg_wr	U185 U149
q3_data	U178
q0_data	U209
q3 q0	drvqshl drvqshr
ram3	drvraml
ram0 oe	drvramr U216
y_data[0]	U215
y_data[<mark>1</mark>] y_data[<mark>2</mark>]	U214 U212
y_data[3]	U211
y_tri[0] y_tri[1]	drvy0 drvy1
y_tri[<mark>2</mark>]	drvy2
y_tri[<mark>3</mark>] z	drvy3 U180
ovr	U218
p_lo g_lo	U217 U150
p[0]	U217
p[1] p[2]	U217 U217
p[3]	U217
c[<mark>2</mark>] c[3]	U218 U150
f[0]	U180
f[1] f[2]	U180 U180
f[3]	U180
<pre>select_b_low[0] select_b_low[1]</pre>	U221 U260
select_b_low[2]	U262
<pre>select_b_low[3] select b low[4]</pre>	U223 U228
select_b_low[5]	U244
<pre>select_b_low[6] select b low[7]</pre>	U246
<pre>select_b_low[7] select b low[8]</pre>	U230 U232
select_b_low[9]	U248
<pre>select_b_low[10] select_b_low[11]</pre>	U250 U234
select_b_low[12]	U225
<pre>select_b_low[13] select_b_low[14]</pre>	U264 U266
select_b_low[15]	U133
<pre>select_a_low[0] select a low[1]</pre>	U222 U268
select_a_low[2]	U270
<pre>select_a_low[3] select a low[4]</pre>	U224 U236
	3230

```
select_a_low[5]
                                           U252
         select_a_low[6]
                                           U254
         select_a_low[7]
                                           U238
         select_a_low[8]
                                           U240
         select_a_low[9]
                                           U256
        select_a_low[10]
                                           U258
        select_a_low[11]
                                           U242
        select_a_low[12]
                                           U226
        select_a_low[13]
                                           U272
        select_a_low[14]
                                           U274
        select_a_low[15]
                                           U134
          select b hi[0]
                                           U151
          select b hi[1]
                                           U259
          select b hi[2]
                                           U261
          select b hi[3]
                                           U152
          select b hi[4]
                                           U227
          select b hi[5]
                                           U243
          select b hi[6]
                                           U245
          select b hi[7]
                                           U229
          select b hi[8]
                                           U231
          select b hi[9]
                                           U247
         select b hi[10]
                                           U249
         select b hi[11]
                                           U233
         select_b_hi[12]
                                           U153
         select_b_hi[13]
                                           U263
         select_b_hi[14]
                                           U265
         select_b_hi[15]
                                           U182
          select_a_hi[0]
                                           U154
          select_a_hi[1]
                                           U267
          select_a_hi[2]
                                           U269
                                           U155
          select_a_hi[3]
                                           U235
          select_a_hi[4]
          select_a_hi[5]
                                           U251
          select_a_hi[6]
                                           U253
          select_a_hi[7]
                                           U237
          select_a_hi[8]
                                           U239
          select_a_hi[9]
                                           U255
         select_a_hi[10]
                                           U257
         select_a_hi[11]
                                           U241
         select_a_hi[12]
                                           U156
         select_a_hi[13]
                                           U271
         select_a_hi[14]
                                           U273
                                           U181
         select_a_hi[15]
                    b[0]
                                           U133
                                           U133
                    b[1]
                                           U133
                    b[2]
                    b[3]
                                           U133
                    a[0]
                                           U134
                    a[1]
                                           U134
                    a[2]
                                           U134
                    a[3]
                                           U134
                    i[0]
                                           U147
                    i[1]
                                           U143
                    i[2]
                                           U147
                    i[3]
                                           U177
                                           U144
                    i[4]
                    i[5]
                                           U186
                    i[6]
                                           U184
                    i[7]
                                           U145
                    i[8]
                                           U183
                                                 138 140
Correctness of Pin Connectivity
                                     All Instances
-----
# Floating Terms 0
# Output Term Marked Tie Hi/Lo 0
```

399

Pins:

Output Term Shorted to PG Net 0

```
# PG Pins:
    Correctness of PG Pin Connectivity
                                           All Instances
    -----
    # Instances that No Net Defined for Any PG Pin
        -----
        The Instances that No Net Defined
                                              any PG Pin
        -----
              Instance Name
                 FILLER 168
                  FILLER 167
                 FILLER 166
                 FILLER 165
                 FILLER 164
                 FILLER 163
                 FILLER 162
                  FILLER 161
                  FILLER 160
                  FILLER 159
                  FILLER 158
                  FILLER 157
                  FILLER 156
                  FILLER 155
                 FILLER_154
                 FILLER_153
                 FILLER_152
                 FILLER_151
                 FILLER_150
                 FILLER_149
                 FILLER_148
                 FILLER_147
                 FILLER_146
                 FILLER_145
                  FILLER_144
                  FILLER_143
                  FILLER_142
                  FILLER_141
                  FILLER_140
                  FILLER_139
                  FILLER_138
                  FILLER_137
                  FILLER_136
                  FILLER_135
                  FILLER_134
                  FILLER_133
                  FILLER_132
                  FILLER_131
                  FILLER_130
                  FILLER_129
                  FILLER_128
                  FILLER_127
                 FILLER_126
FILLER_125
FILLER_124
FILLER_123
FILLER_122
                  FILLER_121
                 FILLER_120
                 FILLER_119
                 FILLER_118
                 FILLER_117
                 FILLER_116
                 FILLER_115
                 FILLER_114
                 FILLER_113
                  FILLER 112
```

FILLER_111

FILLER_110 FILLER 109 FILLER_108 FILLER_107 FILLER_106 FILLER_105 FILLER_104 FILLER_103 FILLER_102 FILLER_101 FILLER_100 FILLER_99 FILLER 98 FILLER 97 FILLER 96 FILLER_95 FILLER 94 FILLER 93 FILLER 92 FILLER 91 FILLER 90 FILLER 89 FILLER 88 FILLER_87 FILLER_86 FILLER_85 FILLER_84 FILLER_83 FILLER_82 FILLER_81 FILLER_80 FILLER_79 FILLER_78 FILLER_77 FILLER_76 FILLER_75 FILLER_74 FILLER_73 FILLER_72 FILLER_71 FILLER_70 FILLER_69 FILLER_68 FILLER_67 FILLER_66 FILLER_65 FILLER 64 FILLER_63 FILLER_62 FILLER_61 FILLER_60 FILLER_59 FILLER_58 FILLER 57 FILLER 56 FILLER_55 FILLER_54 FILLER_53 FILLER_52 FILLER_51 FILLER_50 FILLER_49 FILLER_48 FILLER_47 FILLER_46 FILLER_45

FILLER_44

FILLER_43 FILLER_42 FILLER_41 FILLER_40 FILLER_39 FILLER_38 FILLER_37 FILLER_36 FILLER_35 FILLER_34 FILLER_33 FILLER_32 FILLER_31 FILLER 30 FILLER 29 FILLER_28 FILLER_27 FILLER 26 FILLER 25 FILLER 24 FILLER 23 FILLER 22 FILLER 21 FILLER_20 FILLER_19 FILLER_18 FILLER_17 FILLER_16 FILLER_15 FILLER_14 FILLER_13 FILLER_12 FILLER_11 FILLER_10 FILLER_9 FILLER_8 FILLER_7 FILLER_6 FILLER_5 FILLER_4 FILLER_3 FILLER_2 FILLER_1 U276 U275 U274 U273 U272 U271 U270 U269 U268 U267 U266 U265 U264 U263 U262 U261 U260 U259 U258 U257 U256 U255 U254 U253 U252

U251

U250

U249

U248

U247

U246

U245

U244

U243

U242

U241

U240

U239

U238

U237

U236

U235

U234

U233

U232

U231

U230

U229

U228

U227

U226 U225

U224

U223

U222

U221

U220

U219

U218

U217

U216 U215

U214

U213

U212

U211

U210

U209

U208 U207

U206

U205

U204

U203

U202

U201

U200

U199

U198

U197

U196

U195

U194

U193

U192

U191

U190 U189

U188

U187

U186

```
U185
                         U184
                         U183
                         U182
                         U181
                         U180
                         U179
                         U178
                         U177
                         U176
                         U175
                         U174
                         U173
                         U172
                         U171
                         U170
                         U169
                         U168
                         U167
                         U166
                         U165
                         U164
                         U163
                         U162
                         U161
                         U160
                         U159
                         U158
                         U157
                         U156
                         U155
                         U154
                         U153
                         U152
                         U151
                         U150
                         U149
                         U148
                         U147
                         U146
                         U145
                         U144
                         U143
                         U142
                         U141
                         U140
                         U139
                         U138
                         U137
                         U136
                         U135
                         U134
                         U133
                      drvraml
                      drvqshl
                      drvramr
                      drvqshr
                        drvy3
                        drvy2
                        drvy1
                        drvy0
    # Floating PG Terms 0
    # PG Pins Connect to Non-PG Net 0
    # Power Pins Connect Ground Net 0
    # Ground Pins Connect Power Net
                                         640
Average Pins Per Net(Signal): 1.909
```

```
_____
General Library Information
_____
# Routing Layers: 5
# Masterslice Layers: 12
# Pin Layers:
  General Caution:
      1) Library have metal1, metal2, metal3, metal4 and metal5 pins, you should setPreRouteAsObs \{1\ 2
3}
                          to ensure these pins are accessible after placement
   -----
  Pin Layers
   -----
  metal5
   metal4
   metal3
   metal2
  metal1
# Layers:
   -----
   Layer metal5 Information
   -----
   Type Routing
  Wire Pitch X 2.160 um
  Wire Pitch Y 2.160 um
   Wire Width 0.480 um
   Spacing 0.480 um
   -----
  Layer via4 Information
   -----
  Type Cut
   Vias
        Via list in layer via4
      -----
            Vias in via4 Default
                 M5_M4 Yes For complete list click here
   Multiple Orientation Vias CAUTION: There is only one default via in this layer
   -----
   Layer metal4 Information
   -----
   Type Routing
  Wire Pitch X \begin{array}{ccc} 1.080 \text{ um} \\ 1.080 \text{ um} \\ 1.080 \text{ um} \\ \end{array}
  Wire Width 0.360 um
   Spacing 0.480 um
   -----
   Layer via3 Information
   ------
   Type Cut
   Vias
      Via list in layer via3
      -----
            Vias in via3 Default
                M4_M3 Yes For complete list click here
   Multiple Orientation Vias CAUTION: There is only one default via in this layer
   -----
   Layer metal3 Information
   -----
   Type Routing
   Wire Pitch X 1.080 um
  Wire Pitch Y 1.080 um
   Wire Width 0.360 um
   Spacing 0.480 um
   Layer via2 Information
```

```
Type Cut
Vias
  Via list in layer via2
  -----
        Vias in via2 Default
            M3_M2 Yes For complete list click here
Multiple Orientation Vias CAUTION: There is only one default via in this layer
-----
Layer metal2 Information
-----
Type Routing
Wire Pitch X 1.080 um Wire Pitch Y 1.080 um
Wire Width 0.360 um
Spacing 0.480 um
-----
Layer via Information
-----
Type Cut
Vias
   -----
  Via list in layer via
  -----
        Vias in via Default
            M2_M1 Yes For complete list click here
Multiple Orientation Vias CAUTION: There is only one default via in this layer
-----
Layer metall Information
------
Type Routing
Wire Pitch X 1.080 um
Wire Pitch Y 1.080 um
Wire Width 0.360 um
Spacing 0.360 um
-----
Layer cc Information
-----
Type Cut
Vias
   Via list in layer cc
         Vias in cc Default
           M1 POLY
             NTAP
                     No
             M1 N
                     No
                 No For complete list click here
Layer nodrc Information
-----------
Type Masterslice
-----
Layer metalcap Information
-----
Type Masterslice
-----
Layer cap_id Information
-----
Type Masterslice
-----
Layer res_id Information
-----
Type Masterslice
Layer text Information
```

```
Type Masterslice
   -----
  Layer sblock Information
   -----
  Type Masterslice
   -----
  Layer pad Information
   -----
  Type Masterslice
   -----
  Layer glass Information
   -----
  Type Masterslice
  Layer poly Information
   -----
  Type Masterslice
   -----
  Layer pactive Information
   -----
  Type Masterslice
   -----
  Layer nactive Information
   -----
  Type Masterslice
   -----
  Layer nwell Information
   -----
  Type Masterslice 22
 Pins without Physical Port: 0
# Pins in Library without Timing Lib:
   -----
  Pins in Library without timing lib
    -----
           Cell Name
                      List of Pin Name
             ABnorC
                                 ip1
             ABnorC
                                 ip2
             ABnorC
                                 ip3
             ABnorC
                                 op
              ABorC
                                 ip1
              ABorC
                                 ip2
              ABorC
                                 ip3
              ABorC
                                 op
         ab_or_c_or_d
                                 ip1
         ab_or_c_or_d
ab_or_c_or_d
ab_or_c_or_d
                                 ip2
                                 ip3
                                 ip4
         ab_or_c_or_d
                                 op
             and2_1
and2_1
                                 ip1
                                 ip2
             and2 1
                                 op
             and2^{-2}
                                 ip1
             and2^{-2}
                                 ip2
             and2^{-2}
                                 op
             and2^{-4}
                                 ip1
             and2^{-}4
                                 ip2
             and2 4
                                 op
             and3 1
                                 ip1
             and3 1
                                 ip2
             and3^{-}1
                                 ip3
             and3^{-}1
                                 op
             and3_2
                                 ip1
             and3 2
                                 ip2
             and3 2
                                 ip3
             and3 2
                                 op
             and3_4
                                 ip1
```

and3 4	ip2
and3 <u></u> 4	ip3
and3_4 and4 1	op in1
and4_1	ip1
$and4_{_}^{-}1$	ip3
and4_1	ip4
and4_1 and4_2	op ip1
and4_2	ip2
and4_2	ip3
and4_2 and4_2	ip4 op
and4 <u></u> 4	ip1
and4_4 and4_4	ip2
and4_4	ip3 ip4
and4 <u>_</u> 4	op
buf_1 buf 1	ip op
buf_1 buf_2	ip
buf_2	op
buf_4 buf 4	ip op
bufzp_2	C
bufzp_2	ip
bufzp_2 cd 12	op ip
cd_12	op
cd_16 cd_16	ip op
c <u>d</u> _8	iŗ
cd_8	op
dksp_1 dksp_1	ck ip
dksp_1	C
dksp_1 dksp_1	qb sb
dp_1	ck
dp_1 dp 1	ip
dp_1 dp_2	ck
dp_2	ip
dp_2 dp_4	ck
dp_4	ip
dp_4	c ck
drp_1 drp_1	ip
drp_1	C
drp_1 drp_2	rt ck
drp_2	ip
drp_2	r rb
drp_2 drp_4	ck
drp_4	ip
drp_4 drp_4	rb
drsp_1	ck
drsp_1	ip
drsp_1 drsp_1	rb
drsp_1	9
drsp_2 drsp_2	ck ip
drsp_2	C

drsp_2	rl
drsp_2	9
drsp_4	cl
drsp_4	iŗ
drsp 4	(
drsp_4	rl
drsp_4	9
· —	
dtrsp_2	cl
dtrsp_2	iŗ
dtrsp_2	(
4+222	
dtrsp_2	rl
dtrsp_2	9
dtrsp_2	siŗ
dtrsp_2	sr
4 L 1 3 P_2	
fulladder	ā
fulladder	ł
fulladder	C
fulladder	CO
fulladder	9
inv 1	
	iļ
$inv^- 1$	10
inv_2	iŗ
inv_2	qo
inv_4	iŗ
inv_4	
	ot
invzp_1	
invzp_1	i,
TIIA5h_T	iļ
invzp_1	qo
invzp_2	(
invzp_2	iŗ
-nv-p	
invzp <u> </u> 2	ot
invzp_4	(
invzp_4	iŗ
invzp_4	qo
jkrp_2	cl
jkrp_2	
	-
jkrp_2	ŀ
jkrp_2	(
jkrp_2	ql
jkrp <u> </u> 2	rl
lp_1	cl
	iŗ
lp_1	(
lp_2	cl
lp_2	iŗ
1, 2	
lp_2	(
lrp_1	cl
lrp_1	iŗ
lrp_1	(
1 rn 1	rl
lrp_1	
lrp_2	cl
lrp_2	iŗ
lrp_2	(
lrp_2	rl
lrp_4	cl
lrp_4	iŗ
lrp_4	(
lrp_4	rl
lrsp_1	cl
lrsp_1	iŗ
lrsp_1	(
lrsp_1	rl
lrsp_1	9
lrsp_2	cl
lrsp_2	iŗ
lrsp_2	(
lrsp_2	rl
_	

1	_
lrsp_2	S
lrsp_4	ck
lrsp_4	ip
lrsp_4	q
lrsp_4	rb
lrsp_4	S
mux2_1	ip1
$mux2_1$	ip2
mux2 ¹	ор
mux2 ⁻ 1	S
mux2_1	ip1
_	
mux2_2	ip2
mux2_2	ор
mux2_2	S
mux2 ⁻ 4	ip1
mux2 ⁻ 4	ip2
mux2 4	op
mux2_4	S
<u> </u>	
mux3_2	ip1
mux3_2	ip2
mux3_2	ip3
mux3 ²	ор
mux3 ²	s0
mux3_2	s1
_	
mux4_2	ip1
mux4_2	ip2
mux4_2	ip3
mux4 ²	ip4
mux4_2	op
mux4 2	s0
mux4_2	s1
_	ip1
nand2_1	ip2
nand2_1	op
nand2_2	ip1
nand2_2	ip2
nand2_2	ор
nand2 <u></u> 4	ip1
nand2_4	ip2
nand2_1	•
	op
nand3_1	ip1
nand3_1	ip2
nand3_1	ip3
nand3_1	ор
nand3 <u></u> 2	ip1
nand3 <u></u> 2	ip2
nand3_2	ip3
	·
nand3_2	op
nand3_4	ip1
nand3_4	ip2
nand3_4	ip3
nand3 ⁻ 4	op
nand4 1	ip1
nand4_1	
	ip2
nand4_1	ip3
nand4_1	ip4
nand4 <u>_</u> 1	ор
nand4 <u></u> 2	ip1
nand4_2	ip2
nand4_2	ip3
nand4_2	ip4
nand4_2	op
nand4 <u></u> 4	ip1
nand4 <u></u> 4	ip2
nand4 <u></u> 4	ip3
nand4_4	ip4
nand4_4	•
4	ор

nor2_1 nor2_1 nor2_1 nor2_2 nor2_2 nor2_2 nor2_4 nor2_4 nor2_4 nor3_1 nor3_1 nor3_1 nor3_1 nor3_2 nor3_2 nor3_2 nor3_2 nor3_4 nor3_4 nor3_4 nor4_1 nor4_1 nor4_1 nor4_1 nor4_1 nor4_1 nor4_2 nor4_2 nor4_2 nor4_2 nor4_2 nor4_2 nor4_2 nor4_4 nor4_1 nor3_1 or3_1 or3_	ip1 ip2 op ip1 ip2 op ip1 ip2 op ip1 ip2 op ip1 ip2 ip3 op ip1 ip2 ip3 op ip1 ip2 ip3 ip4 op ip1 ip2 ip3 ip4 op ip4 ip4 op ip4 ip4 op ip4 ip5 ip6 ip7 ip7 ip8
--	---

```
or4 2
                                            ip1
                   or4 2
                                            ip2
                   or4<sup>2</sup>
                                            ip3
                   or4_2
                                            ip4
                   or4_2
                                            ор
                   or4_4
                                            ip1
                   or4_4
                                            ip2
                   or4_4
                                            ip3
                   or4 4
                                            ip4
                   or4 4
                                            op
                 xnor2 1
                                            ip1
                 xnor2 1
                                            ip2
                 xnor2 1
                                            op
                 xnor2 2
                                            ip1
                 xnor2 2
                                            ip2
                 xnor2 2
                                            op
                  xor2 1
                                            ip1
                  xor2 1
                                            ip2
                  xor2 1
                                            op
                  xor2 2
                                            ip1
                  xor2 2
                                            ip2
                  xor2 2
                                            op
                  padgnd
                                            pad
          padbidirhe_025
                                            di
                                            dib
          padbidirhe_025
          padbidirhe_025
          padbidirhe_025
                                            oeb
          padbidirhe_025
                                            pad
                  padinc
                                            di
                  padinc
                                            dib
                  padinc
                                            pad
                                           data
                   padio
                   padio
                                            pad
                  padout
                                            di
                  padout
                                            dib
                  padout
                  padout
                                            pad
                  padvdd
                                            pad
            padnoconnect
                                            pad
# Pins Missing Direction: 0
Antenna Summary Report:
    General Caution:
        1) All Antenna Constructs are absent
                                                  the layer section of LEF.
        2) All Antenna Constructs are absent
                                                  the macro section of LEF. For more information click
here
# Cells Missing LEF Info: 0
# Cells with Dimension Errors: 0
_____
Netlist Information
_____
# HFO (>200) Nets: 0
# No-driven Nets: 19
    General Caution:
        1) TODO
    No-driven Nets
    gnd!
    vdd!
    d[3]
    d[2]
    d[1]
    d[0]
    f3 in
    f0_in
    cin
    y[0]
    y[1]
```

```
y[2]
    y[3]
    q0_out
    q0_in
    q3_in
    q3_out
    ср
    clock_inv
# Multi-driven Nets: 0
# Assign Statements: 0
Is Design Uniquified: YES
# Pins in Netlist without timing lib:
    -----
    Pins in Netlist without timing lib
    ------
    Cell Name List of Pin Name
    ABorC ip1
    ABorC ip2
    ABorC ip3
   ABorC op
   and2_1 ip1
   and2_1 ip2
   and2_1 op
    inv_1 ip
    inv_1 op
    inv_2 ip
    inv_2 op
    inv_4 ip
    inv_4 op
   invzp_1 c
   invzp_1 ip
    invzp_1 op
    mux2_1 ip1
    mux2_1 ip2
   mux2_1 op
    mux2_1 s
    nand\overline{2}_{1} ip1
    nand2_1
            ip2
    nand2_1
            ор
    nand2_2
            ip1
   nand2_2
            ip2
    nand2_2
            op
    nand4_1
            ip1
    nand4\_1
            ip2
    nand4_1 ip3
   nand4_1
            ip4
    nand4_1 op
   nor2_1 ip1
nor2_1 ip2
nor2_1 op
nor2_4 ip1
    nor2_4
           ip2
   nor2_4
nor3_1
nor3_1
nor3_1
           ор
           ip1
           ip2
           ip3
    nor3_1
           ор
    nor4_1
           ip1
    nor4_1
           ip2
   nor4_1
           ip3
    nor4_1
           ip4
    nor4_1 op 46
_____
```

: Internal External

```
No of Nets:
No of Connections:
                       351
Total Net Length (X): 3.5577e+03 0.0000e+00
Total Net Length (Y): 2.6397e+03 0.0000e+00
Total Net Length: 6.1974e+03 0.0000e+00
_____
Timing Information
_____
# Clocks in design: 0
# Generated clocks: 0
# "dont use" cells from .libs: 0
# "dont touch" cells from .libs: 0
# Cells in .lib with max tran: 0
# Cells in .lib with max_cap: 0
# Cells in .lib with max_fanout: 0
SDC max cap: N/A
SDC max tran: N/A
SDC max fanout: N/A
Default Ext. Scale Factor: 1.000
Detail Ext. Scale Factor: 1.000
______
Floorplan/Placement Information
_____
Total area of Standard cells: 11512.368 um^2
Total area of Standard cells(Subtracting Physical Cells): 8768.995 um^2
Total area of Macros: 0.000 um^2
Total area of Blockages: 0.000 um^2
Total area of Pad cells: 0.000 um^2
Total area of Core: 11554.099 um^2
Total area of Chip: 11554.099 um^2
Effective Utilization: 1.0444e+00
Number of Cell Rows: 3
% Pure Gate Density #1 (Subtracting BLOCKAGES): 99.639%
% Pure Gate Density #2 (Subtracting BLOCKAGES and Physical Cells): 75.895%
% Pure Gate Density #3 (Subtracting MACROS): 99.639%
% Pure Gate Density #4 (Subtracting MACROS and Physical Cells): 75.895%
% Pure Gate Density #5 (Subtracting MACROS and BLOCKAGES): 99.639%
% Pure Gate Density #6 (Subtracting MACROS and BLOCKAGES and Physical Cells): 75.895%
% Core Density (Counting Std Cells and MACROs): 99.639%
% Core Density #2(Subtracting Physical Cells): 75.895%
% Chip Density (Counting Std Cells and MACROs and IOs): 99.639%
% Chip Density #2(Subtracting Physical Cells): 75.895%
# Macros within 5 sites of IO pad: No
Macro halo defined?: No
Wire Length Distribution
_____
Total metal1 wire length: 444.4800 um
Total metal2 wire length: 2099.0400 um
Total metal3 wire length: 2987.5800 um
Total metal4 wire length: 239.8200 um
Total metal5 wire length: 400.2600 um
Total wire length: 6171.1800 um
Average wire length/net: 29.5272 um
Area of Power Net Distribution:
    Area of Power Net Distribution
    -----
   Layer Name Area of Power Net Routable Area Percentage
   metal1 1005.0480 11554.0992 8.6986%
   metal2 146.9664 11554.0992 1.2720%
   metal3 0.0000 11554.4380 0.0000%
   metal4 0.0000 11554.0992 0.0000%
   metal5 0.0000 11554.0992 0.0000% For more information click here
```

USER: evanmm2


DATE: Thu May 7 12:31:07 2020 PLOT SIZE: 5.28 x 11.10 Inches


Magnification: 1104.87X Library: ece425mp3oa

Cell: am2901 View: layout


Plot Area: ((0.00.0)(255.18121.42))











USER: evanmm2

DATE: Thu May 7 12:30:412020 PLOT SIZE: 5.28 x 11.10 Inches

Magnification: 1104.87X Library: ece425mp3oa

Cell: am2901 View: layout

Plot Area: ((Ø.Ø Ø.Ø) (255.18 121.42))



