









PCA9306 ZHCSJK2N - OCTOBER 2004 - REVISED OCTOBER 2021

PCA9306 双路双向 I²C 总线和 SMBus 电压电平转换器

1 特性

- 适用于混合模式 I2C 应用中 SDA 和 SCL 线路的 2 位双向转换器
- 与 I²C 和 SMBus 兼容
- 小于 1.5ns 的最大传播延迟,适应标准模式和快速 模式 I2C 器件和多个控制器
- 可实现以下电压之间的电压电平转换
 - 1.2V V_{REF1} 和 1.8V、2.5V、3.3V 或 5V V_{REF2}
 - 1.8V V_{REF1} 和 2.5V、3.3V 或 5V V_{REF2}
 - 2.5V V_{REF1} 和 3.3V 或 5V V_{REF2}
 - 3.3V V_{REF1} 和 5V V_{REF2}
- 在无方向引脚的情况下提供双向电压转换
- 输入和输出端口之间 3.5Ω 的低导通电阻提供更少 的信号失真
- 漏极开路 I²C I/O 端口 (SCL1、SDA1、SCL2 和 SDA2)
- 5V 耐压 I²C 和 I/O 端口可支持混合模式信号操作
- 针对 EN 为低电平的高阻抗 SCL1、SDA1、SCL2 和 SDA2 引脚
- 无闭锁操作可在 EN 为低电平时实现隔离
- 采用直通引脚排列以简化印刷电路板布线
- 闩锁性能超过 100mA, 符合 JESD 78 II 类规范的
- ESD 保护性能超过 JESD 22 规范要求
 - 2000V 人体放电模型 (A114-A)
 - 1000V 带电器件模型 (C101)

2 应用

- I²C、SMBus、PMBus、MDIO、UART、低速 SDIO、GPIO 和其他双信号接口
- 服务器
- 路由器(电信交换设备)
- 个人计算机
- 工业自动化

3 说明

PCA9306 器件是一款采用使能 (EN) 输入的双路双向 I²C 和 SMBus 电压电平转换器,可在 1.2V 至 3.3V_{REF1} 和 1.8V 至 5.5V_{REF2} 的范围内工作。


PCA9306 器件可以在 1.2V 到 5V 之间实现双向电压转 换而无须使用方向引脚。此开关具有低导通状态电阻 (R_{ON}),可以在最短传播延迟情况下建立连接。当 EN 为高电平时,转换器开关打开,并且 SCL1 和 SDA1 I/O 被分别连接至 SCL2 和 SDA2 I/O,从而实现端口 间的双向数据流。当 EN 为低电平时,转换器开关关 闭,在端口之间存在一个高阻态。

除了电压转换, PCA9306 器件还可用于将 400kHz 的 总线与 100kHz 的总线隔离,方法是在快速模式通信过 程中控制 EN 引脚以断开较慢总线的连接。

器件信息

器件型号	封装 ⁽¹⁾	封装尺寸(标称值)
	SSOP (8)	2.95mm x 2.80mm
PCA9306	VSSOP (8)	2.30mm x 2.00mm
FCA9300	X2SON (8)	1.40mm x 1.00mm
	DSBGA (8)	1.98mm x 0.98mm

如需了解所有可用封装,请见数据表末尾的可订购产品附录。



简化版应用示意图



Table of Contents

1 特性	1 7 Parameter Measurement Information	9
2 应用		10
 3 说明		10
4 Revision History		15
5 Pin Configuration and Functions	8.3 Feature Description	
6 Specifications		15
6.1 Absolute Maximum Ratings		16
6.2 ESD Ratings	0 4 4 1: 4: 1: - 4:	16
6.3 Recommended Operating Conditions		16
6.4 Thermal Information.	40 D 0 D	<mark>2</mark> 0
6.5 Electrical Characteristics	6 11 Layout	
6.6 Switching Characteristics AC Performance	11.1 Layout Guidelines	<mark>2</mark> 1
(Translating Down) (EN = 3.3 V)	7 11.2 Layout Example	
6.7 Switching Characteristics AC Performance	12 Device and Documentation Support	<mark>22</mark>
(Translating Down) (EN = 2.5 V)	7 12.1 Receiving Notification of Documentation Upo	dates <mark>22</mark>
6.8 Switching Characteristics AC Performance	12.2 支持资源	<mark>22</mark>
(Translating Up) (EN = 3.3 V)	7 12.3 Trademarks	22
6.9 Switching Characteristics AC Performance	12.4 静电放电警告	22
(Translating Up) (EN = 2.5 V)	7 12.5 术语表	22
6.10 Typical Characteristics		
, , , , , , , , , , , , , , , , , , ,		

4 Revision History

注:以前版本的页码可能与当前版本的页码不同

C	hanges from Revision M (April 2019) to Revision N (October 2021)	Page
•	将提到 I2C 的旧术语实例全局更改为控制器和目标	1
•	Changed the Thermal Information table values for the DCT and DCU packages	6
•	Changed the MIN and MAX values of V _{IK} in the <i>Electrical Characteristics</i> table	<mark>6</mark>
•	Changed t _{PHL} to show the package values in the <i>Switching Characteristics AC Performance (Translating Down) (EN = 3.3 V)</i> table	
•	Changed t _{PHL} to show the package values in the <i>Switching Characteristics AC Performance (Translating Down) (EN = 2.5 V)</i> table	g
•	Changed t _{PHL} to show the package values in the <i>Switching Characteristics AC Performance (Translating (EN = 3.3 V)</i> table	,
•	Changed t _{PHL} to show the package values in the <i>Switching Characteristics AC Performance (Translating (EN = 2.5 V)</i> table	
С	hanges from Revision L (April 2016) to Revision M (April 2019)	Page
•	Changed the DQE package family From: VSSON to X2SON	4
•	Added new section to Overview	10
•	Changed the labels in $\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$	19
С	hanges from Revision K (October 2014) to Revision L (April 2016)	Page
•	将"导通状态连接"更改为"导通状态电阻"	1
•	删除了机器模型 ESD 等级	1
•	在 <i>说明</i> 部分最后一句的"100kHz"后增加了"总线"	1
•	更改了 <i>器件信息</i> 表中的封装尺寸	1
•	Replaced pinout diagrams	4
•	Added I/O column to the Pin Functions table	
•	Deleted RVH package from Pin Configuration and Functions section	4
•	Moved T _{stq} from Handling Ratings to Absolute Maximum Ratings	<mark>5</mark>



www.ti.com.cn

	Added a note following the <i>Electrical Characteristics</i> table	6
	Added 8 7-1 to the Parameter Measurement Information section	
	Changed 图 7-2	
	Changed "repeater" to "level shifter" in second paragraph of the <i>Overview</i> section	
•	Deleted the last row of the Design Requirements table.	17
	Corrected equation from f_{knee} = 0.5 / RT (10% - 80%) to f_{knee} = 0.5 / RT (10% - 90%)	
CI	nanges from Revision J (October 2010) to Revision K (December 2012)	Page
•	添加了引脚配置和功能部分、处理等级表、特性说明部分、器件功能模式、应用和实施部分、	电源相关建议
	部分、布局部分、器件和文档支持部分以及机械、封装和可订购信息部分	1



5 Pin Configuration and Functions






图 5-2. DCU Package 8-Pin VSSOP Top View

图 5-1. DCT Package 8-Pin SSOP Top View




图 5-3. DQE Package 8-Pin X2SON Top View




图 5-4. YZT Package 8-Pin DSBGA Top View

表 5-1. Pin Functions

	PIN							
	N	NO.		NO.		NO.		
NAME	DCT, DCU, DQE	YZT	I/O	DESCRIPTION				
EN	8	A2	I	Switch enable input				
GND	1	A1	_	Ground, 0 V				
SCL1	3	C1	I/O	Serial clock, low-voltage side				
SCL2	6	C2	I/O	Serial clock, high-voltage side				
SDA1	4	D1	I/O	Serial data, low-voltage side				
SDA2	5	D2	I/O	Serial data, high-voltage side				
V _{REF1}	2	B1	I	Low-voltage-side reference supply voltage for SCL1 and SDA1				
V _{REF2}	7	B2	I	High-voltage-side reference supply voltage for SCL2 and SDA2				

Product Folder Links: PCA9306



6 Specifications

6.1 Absolute Maximum Ratings

over operating ambient temperature range (unless otherwise noted) see (1)

			MIN	MAX	UNIT
V _{REF1}	DC reference voltage range		- 0.5	7	V
V _{REF2}	DC reference bias voltage range				V
VI	Input voltage range ⁽²⁾				V
V _{I/O}	Input/output voltage range ⁽²⁾				V
	Continuous channel current			128	mA
I _{IK}	Input clamp current	V _I < 0		- 50	mA
T _{j(max)}	Maximum junction temperature			125	°C
T _{stg}	Storage temperature range		- 65	150	°C

⁽¹⁾ Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute maximum ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If briefly operating outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not sustain damage, but it may not be fully functional. Operating the device in this manner may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) The input and input/output negative voltage ratings may be exceeded if the input and output current ratings are observed.

6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±2000	
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per ANSI/ESDA/JEDEC JS-0011, all pins ⁽²⁾	±1000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

			MIN	MAX	UNIT
V _{I/O}	Input/output voltage	SCL1, SDA1, SCL2, SDA2	0	5.5	V
V _{REF1} (1)	Reference voltage	·	0	5.5	V
V _{REF2} (1)	Reference voltage		0	5.5	V
EN	Enable input voltage		0	5.5	V
I _{PASS}	Pass switch current			64	mA
T _A	Operating ambient temperature		- 40	85	°C

(1) To support translation, V_{REF1} supports 1.2 V to V_{REF2} - 0.6 V. V_{REF2} must be between V_{REF1} + 0.6 V to 5.5 V. See 节 9.2 for more information.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.4 Thermal Information

	THERMAL METRIC ⁽¹⁾	DCT	DCU	DQE	YZT	UNIT
		8 PINS	8 PINS	8 PINS	8 PINS	
R _{θ JA}	Junction-to-ambient thermal resistance	254.1	275.5	246.5	125.5	°C/W
R _{θ JC(top)}	Junction-to-case (top) thermal resistance	148.6	127.1	149.1	1	°C/W
R _{θ JB}	Junction-to-board thermal resistance	168.8	186.9	100	62.7	°C/W
ΨJT	Junction-to-top characterization parameter	70.1	65.7	17.1	3.4	°C/W
[∳] ЈВ	Junction-to-board characterization parameter	167.4	185.9	99.8	62.7	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Electrical Characteristics

over recommended operating ambient temperature range (unless otherwise noted)

	PARAMETER		TI	EST CONDITION	NS	MIN	TYP ⁽¹⁾	MAX	UNIT
V _{IK}	Input clamp voltage		I _I = - 18 mA,	EN = 0 V		-1.2		0	V
I _{IH}	Input leakage current		V _I = 5 V,	EN = 0 V				5	μА
C _{i (EN)}	Input capacitance		V _I = 3 V or 0				11		pF
C _{io(off)}	Off capacitance	SCLn, SDAn	V _O = 3 V or 0,	EN = 0 V			4	6	pF
C _{io(on)}	On capacitance	SCLn, SDAn	V _O = 3 V or 0,	EN = 3 V			10.5	12.5	pF
					EN = 4.5 V		3.5	5.5	
			V _I = 0	$I_O = 64 \text{ mA}$	EN = 3 V		4.7	7	
					EN = 2.3 V		6.3	9.5	
R _{ON} (2)	On-state resistance	SCLn, SDAn	V _I = 0	I _O = 15 mA	EN = 1.5 V		25.5	32	Ω
			$V_1 = 2.4 V^{(3)}$	I _O = 15 mA	EN = 4.5 V	1	6	15	
			V - 2.4 V (*)	10 - 15 IIIA	EN = 3 V	20	60	140	
			$V_1 = 1.7 V^{(3)}$	I _O = 15 mA	EN = 2.3 V	20	60	140	

⁽¹⁾ All typical values are at $T_A = 25$ °C.

⁽²⁾ Measured by the voltage drop between the SCL1 and SCL2, or SDA1 and SDA2 terminals, at the indicated current through the switch. Minimum ON-state resistance is determined by the lowest voltage of the two terminals.

⁽³⁾ Measured in current sink configuration only (See 图 7-1)

6.6 Switching Characteristics AC Performance (Translating Down) (EN = 3.3 V)

over recommended operating ambient temperature range, EN = 3.3 V, V_{IH} = 3.3 V, V_{IL} = 0, V_{M} = 1.15 V (unless otherwise noted) (see \boxtimes 7-1).

PARAMETER ⁽¹⁾	FROM TO Package	C _L = 50 pF		C _L = 30 pF		C _L = 15 pF		UNIT		
	(INPUT)	(OUTPUT)	rackage	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t _{PLH}	SCL2 or SDA2			0	0.8	0	0.6	0	0.3	
		SCL1 or SDA1	YZT, DQE		4.0	•	4	0	0.5	ns
t _{PHL}			DCU, DCT		1.2	U	1	0	0.75	

⁽¹⁾ Translating down: the high-voltage side driving toward the low-voltage side

6.7 Switching Characteristics AC Performance (Translating Down) (EN = 2.5 V)

over recommended operating ambient temperature range, EN = 2.5 V, V_{IH} = 3.3 V, V_{IL} = 0, V_{M} = 0.75 V (unless otherwise noted) (see \boxtimes 7-1).

PARAMETER ⁽¹⁾	FROM	TO (OUTPUT)	Package	C _L = 50 pF		C _L = 30 pF		C _L = 15 pF		UNIT								
	(INPUT)			MIN	MAX	MIN	MAX	MIN	MAX	ONIT								
t _{PLH}	SCL2 or SDA2			0	1	0	0.7	0	0.4									
t		SCL2 or SDA2 SCL1 or SDA1	YZT, DQE	0	1 2	0	1	0	0.6	ns								
t _{PHL}			DCT, DCU	0 1.3		0 1.3		0 1.,		0 1.		0 1.3			'	U	0.75	

⁽¹⁾ Translating down: the high-voltage side driving toward the low-voltage side

6.8 Switching Characteristics AC Performance (Translating Up) (EN = 3.3 V)

over recommended operating ambient temperature range, EN = 3.3 V, V_{IH} = 2.3 V, V_{IL} = 0, V_{T} = 3.3 V, V_{M} = 1.15 V, R_{L} = 300 Ω (unless otherwise noted) (see $\frac{1}{2}$ 7-1).

PARAMETER ⁽¹⁾	FROM	то	Packages	C _L = 9	50 pF	C _L = 30 pF		C _L = 15 pF		UNIT
FARAMETER	(INPUT)	(OUTPUT)	rackages	MIN	MAX	MIN	MAX	MIN	MAX	0.411
t _{PLH}				0	0.9	0	0.6	0	0.4	
4	SCL1 or SDA1	SCL2 or SDA2	YZT, DQE	0	1.4	0	1.1	0	0.7	ns
t _{PHL}			DCU, DCT		1.7	U	1.4		1.0	

⁽¹⁾ Translating up: the low-voltage side driving toward the high-voltage side

6.9 Switching Characteristics AC Performance (Translating Up) (EN = 2.5 V)


over recommended operating ambient temperature range, EN = 2.5 V, V_{IH} = 2.3 V, V_{IL} = 0, V_{T} = 3.3 V, V_{M} = 0.75 V, R_{L} = 300 Ω (unless otherwise noted) (see \mathbb{Z} 7-1).


PARAMETER ⁽¹⁾	FROM	то	Packages	C _L = 9	50 pF	C _L = 3	30 pF	C _L = 15 pF		UNIT
FARAWIETER	(INPUT)	(OUTPUT)	rackayes	MIN	MAX	MIN	MAX	MIN	MAX	
t _{PLH}				0	1	0	0.6	0	0.4	
t	SCL1 or SDA1	SCL2 or SDA2	YZT, DQE	0	1.3	0	1.3	0	0.8	ns
t _{PHL}			DCT, DCU		2.1	U	1.7	U	1.3	

(1) Translating up: the low-voltage side driving toward the high-voltage side



6.10 Typical Characteristics











图 6-3. Typical Bandwidth of PCA9306


Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated



7 Parameter Measurement Information







a) Current Source Configuration


b) Current Sink Configuration

图 7-1. Current Source and Current Sink Configurations for RON Measurements



USAGE	SWITCH			
Translating up	S1			
Translating down	S2			





NOTES: A. C_L includes probe and jig capacitance

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_0 = 50~\Omega$, $t_r \leq 2~ns$, $t_f \leq 2~ns$.
- C. The outputs are measured one at a time, with one transition per measurement.

图 7-2. Load Circuit for Outputs

8 Detailed Description

8.1 Overview

The PCA9306 device is a dual bidirectional I^2C and SMBus voltage-level translator with an enable (EN) input and operates without use of a direction pin. The voltage supply range for V_{REF1} is 1.2 V to 3.3 V and the supply range for V_{REF2} is 1.8 V to 5.5 V.

The PCA9306 device can also be used to run two buses, one at 400-kHz operating frequency and the other at 100-kHz operating frequency. If the two buses are operating at different frequencies, the 100-kHz bus must be disconnected by using the EN pin when the 400-kHz operation of the main bus is required. If the controller is running at 400 kHz, the maximum system operating frequency may be less than 400 kHz because of the delays added by the level shifter.

In I²C applications, the bus capacitance limit of 400 pF restricts the number of devices and bus length. The capacitive load on both sides of the PCA9306 device must be taken into account when approximating the total load of the system, ensuring the sum of both sides is under 400 pF.

Both the SDA and SCL channels of the PCA9306 device have the same electrical characteristics, and there is minimal deviation from one output to another in voltage or propagation delay. This is a benefit over discrete-transistor voltage-translation solutions, because the fabrication of the switch is symmetrical. The translator provides excellent ESD protection to lower-voltage devices and at the same time protects less-ESD-resistant devices.

8.1.1 Definition of threshold voltage

This document references a threshold voltage denoted as V_{th} , which appears multiple times throughout this document when discussing the NFET between V_{REF1} and V_{REF2} . The value of V_{th} is approximately 0.6 V at room temperature.

8.1.2 Correct Device Set Up

In a normal set up shown in $\[\]$ 8-1, the enable pin and V_{REF2} are shorted together and tied to a 200-k Ω resistor, and a reference voltage equal to V_{REF1} plus the FET threshold voltage is established. This reference voltage is used to help pass lows from one side to another more effectively while still separating the different pull up voltages on both sides.




图 8-1. Normal Setup

Care should be taken to ensure V_{REF2} has an external resistor tied between it and V_{CC2} . If V_{REF2} is tied directly to the V_{CC2} rail without a resistor, then there is no external resistance from the V_{CC2} to V_{CC1} to limit the current such as in 8 8-2. This effectively looks like a low impedance path for current to travel through and potentially

break the pass FET if the current flowing through the pass FET is larger than the absolute maximum continuous channel current specified in section 6.1. The continuous channel current is larger with a higher voltage difference between $V_{\rm CC1}$ and $V_{\rm CC2}$.

8-2 shows an improper set up. If V_{CC2} is larger than V_{CC1} but less than V_{th} , the impedance between V_{CC1} and V_{CC2} is high resulting in a low drain to source current, which does not cause damage to the device. Concern arises when V_{CC2} becomes larger than V_{CC1} by V_{th} . During this event, the NFET turns on and begin to conduct current. This current is dependent on the gate to source voltage and drain to source voltage.




图 8-2. Abnormal Setup

8.1.3 Disconnecting an I2C target from the Main I2C Bus Using the EN Pin

PCA9306 can be used as a switch to disconnect one side of the device from the main I2C bus. This can be advantageous in multiple situations. One instance of this situation is if there are devices on the I2C bus which only supports fast mode (400 kHz) while other devices on the bus support fast mode plus (1 MHz). An example of this is displayed in 图 8-3.




图 8-3. Example of an I2C bus with multiple supported frequencies

In this situation, if the controller is on the 1 MHz side then communicating at 1 MHz should not be attempted if PCA9306 were enabled. It needs to be disabled for PCA9306 to avoid possibly glitching state machines in devices which were designed to operate correctly at 400 kHz or slower. When PCA9306 is disabled, the controller can communicate with the 1 MHz devices without disturbing the 400 kHz bus. When the PCA9306 is enabled, communication across both sides at 400 kHz is acceptable.

8.1.4 Supporting Remote Board Insertion to Backplane with PCA9306

Another situation where PCA9306 is advantageous when using its enable feature is when a remote board with I2C lines needs to be attached to a main board (backplane) with an I2C bus such as in § 8-4. If connecting a remote board to a backplane is not done properly, the connection could result in data corruption during a transaction or the insertion could generate an unintended pulse on the SCL line. Which could glitch an I2C device state machine causing the I2C bus to get stuck.

Copyright © 2021 Texas Instruments Incorporated






图 8-4. An example of connecting a remote board to a main board (backplane)

PCA9306 can be used to support this application because it can be disabled while making the connection. Then it is enabled once the remote board is powered on and the buses on both sides are IDLE.

8.1.5 Switch Configuration

PCA9306 has the capability of being used with its V_{REF1} voltage equal to V_{REF2} . This essentially turns the device from a translator to a device which can be used as a switch, and in some situations this can be useful. The switch configuration is shown in 8.5 and translation mode is shown in 8.5.




图 8-5. Switch Configuration




图 8-6. Translation Configuration

When PCA9306 is in the switch configuration ($V_{REF1} = V_{REF2}$), the propagation delays are different compared to the translator configuration. Taking a look at the propagation delays, if the pull up resistance and capacitance on both sides of the bus are equal, then in switch mode the PCA9306 has the same propagation delay from side one to two and side two to one. The propagation delays become lower when V_{CC1}/V_{CC2} is larger. For example,

the propagation delay at 1.8 V is longer than at 5 V in the switching configuration. When PCA9306 is in translation mode, side one propagate lows to side two faster than side two can propagate lows to side 1. This time difference becomes larger the larger the difference between V_{CC2} and V_{CC1} becomes.

8.1.6 Controller on Side 1 or Side 2 of Device

I2C and SMBus are bidirectional protocol meaning devices on the bus can both transmit and receive data. PCA9306 was designed to allow for signals to be able to be transmitted from either side, thus allowing for the controller to be able to placed on either side of the device. 8-7 shows the controller on side two as opposed to the diagram on page 1 of this data sheet.




图 8-7. Controller on side 2 of PCA9306

8.1.7 LDO and PCA9306 Concerns

The V_{REF1} pin can be supplied by a low-dropout regulator (LDO), but in some cases the LDO may lose its regulation because of the bias current from V_{REF2} to V_{REF1} . If the LDO cannot sink the bias current, then the current has no other paths to ground and instead charges up the capacitance on the V_{REF1} node (both external and parasitic). This results in an increase in voltage on the V_{REF1} node. If no other paths for current to flow are established (such as back biasing of body diodes or clamping diodes through other devices on the V_{REF1} node), then the V_{REF1} voltage ends up stabilizing when V_{gs} of the pass FET is equal to V_{th} . This means V_{REF1} node voltage is V_{CC2} - V_{th} . Note that any targets/controllers running off of the LDO now see the V_{CC2} - V_{th} voltage which may cause damage to those targets/controllers if they are not rated to handle the increased voltage.




图 8-8. Example of no leakage current path when using LDO

To make sure the LDO does not lose regulation due to the bias current of PCA9306, a weak pull down resistor can be placed on V_{REF1} to ground to provide a path for the bias current to travel. The recommended pull down resistor is calculated by 4 where 0.75 gives about 25% margin for error incase bias current increases during operation.

Copyright © 2021 Texas Instruments Incorporated






图 8-9. Example with Leakage current path when using an LDO

$$V_{en} = V_{REF1} + V_{th} \tag{1}$$

where

V_{th} is approximately 0.6 V

$$I_{\text{bias}} = (V_{\text{CC2}} - V_{\text{en}})/200k$$
 (2)

$$R_{\text{pulldown}} = V_{\text{OUT}}/I_{\text{bias}}$$
 (3)

Recommended
$$R_{\text{pulldown}} = R_{\text{pulldown}} \times 0.75$$
 (4)

8.1.8 Current Limiting Resistance on V_{REF2}

The resistor is used to limit the current between V_{REF2} and V_{REF1} (denoted as R_{CC}) and helps to establish the reference voltage on the enable pin. The 200k resistor can be changed to a lower value; however, the bias current proportionally increases as the resistor decreases.

$$I_{bias} = (V_{CC2} - V_{en})/R_{CC} : V_{en} = V_{REF1} + V_{th}$$
 (5)

where

V_{th} is approximately 0.6V

Keep in mind R_{CC} should not be sized low enough that I_{CC} exceeds the absolute maximum continuous channel current specified in section 6.1 which is described in 方程式 6.

$$R_{CC}(min) \ge (V_{CC2} - V_{en})/0.128 : V_{en} = V_{REF1} + V_{th}$$
 (6)

where

V_{th} is approximately 0.6V

8.2 Functional Block Diagram




图 8-10. Block Diagram of PCA9306

8.3 Feature Description

8.3.1 Enable (EN) Pin

The PCA9306 device is a double-pole, single-throw switch in which the gate of the transistors is controlled by the voltage on the EN pin. In $\[\] 9-1$, the PCA9306 device is always enabled when power is applied to V_{REF2} . In $\[\] 9-2$, the device is enabled when a control signal from a processor is in a logic-high state.

8.3.2 Voltage Translation

The primary feature of the PCA9306 device is translating voltage from an I 2 C bus referenced to V_{REF1} up to an I 2 C bus referenced to V_{DPU} , to which V_{REF2} is connected through a 200-k $^{\Omega}$ pullup resistor. Translation on a standard, open-drain I 2 C bus is achieved by simply connecting pullup resistors from SCL1 and SDA1 to V_{REF1} and connecting pullup resistors from SCL2 and SDA2 to V_{DPU} . Information on sizing the pullup resistors can be found in the Sizing Pullup Resistors section.

8.4 Device Functional Modes

INPUT EN ⁽¹⁾	TRANSLATOR FUNCTION						
Н	Logic Lows are propagated from one side to the other, Logic Highs blocked (independent pull up resistors passively drive the line high)						
L	Disconnect						

(1) The SCL switch conducts if EN is \geq 0.6 V higher than SCL1 or SCL2. The same is true of SDA.

9 Application and Implementation

Note

以下应用部分中的信息不属于 TI 器件规格的范围, TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

9.1 Application Information

9.1.1 General Applications of I²C

As with the standard I²C system, pullup resistors are required to provide the logic-high levels on the translator bus. The size of these pullup resistors depends on the system, but each side of the repeater must have a pullup resistor. The device is designed to work with standard-mode and fast-mode I²C devices in addition to SMBus devices. Standard-mode I²C devices only specify 3 mA in a generic I²C system where standard-mode devices and multiple controllers are possible. Under certain conditions, high termination currents can be used. When the SDA1 or SDA2 port is low, the clamp is in the ON state, and a low-resistance connection exists between the SDA1 and SDA2 ports. Assuming the higher voltage is on the SDA2 port when the SDA2 port is high, the voltage on the SDA1 port is limited to the voltage set by V_{REF1}. When the SDA1 port is high, the SDA2 port is pulled to the pullup supply voltage of the drain (V_{DPU}) by the pullup resistors. This functionality allows a seamless translation between higher and lower voltages selected by the user, without the need for directional control. The SCL1-SCL2 channel also functions in the same way as the SDA1-SDA2 channel.

9.2 Typical Application

§ 9-1 and ⑤ 9-2 show how these pullup resistors are connected in a typical application, as well as two options for connecting the EN pin.




图 9-1. Typical Application Circuit (Switch Always Enabled)




图 9-2. Typical Application Circuit (Switch Enable Control)

9.2.1 Design Requirements

		MIN	TYP ⁽¹⁾	MAX	UNIT
V _{REF2}	Reference voltage	V _{REF1} + 0.6	2.1	5	V
EN	Enable input voltage	V _{REF1} + 0.6	2.1	5	V
V _{REF1}	Reference voltage	1.2	1.5	4.4	V
I _{PASS}	Pass switch current		6		mA
I _{REF}	Reference-transistor current		5		μ А

(1) All typical values are at $T_A = 25$ °C.

9.2.2 Detailed Design Procedure

9.2.2.1 Bidirectional Voltage Translation

For the bidirectional clamping configuration (higher voltage to lower voltage or lower voltage to higher voltage), the EN input must be connected to V_{REF2} and both pins pulled to high-side V_{DPU} through a pullup resistor (typically 200 k Ω). This allows V_{REF2} to regulate the EN input. A 100-pF filter capacitor connected to V_{REF2} is recommended. The I²C bus controller output can be push-pull or open-drain (pullup resistors may be required) and the I²C bus device output can be open-drain (pullup resistors are required to pull the SCL2 and SDA2 outputs to V_{DPU}). However, if either output is push-pull, data must be unidirectional or the outputs must be 3-state capable and be controlled by some direction-control mechanism to prevent high-to-low contentions in either direction. If both outputs are open-drain, no direction control is needed.

9.2.2.2 Sizing Pullup Resistors

To get an estimate for the range of values that can be used for the pullup resistor, please refer to the application note SLVA689.

9-3 and 9-4 respectively show the maximum and minimum pullup resistance allowable by the I²C specification for standard-mode (100 kHz) and fast-mode (400 kHz) operation.

9.2.2.3 PCA9306 Bandwidth

The maximum frequency of the PCA9306 device depends on the application. The device can operate at speeds of > 100 MHz given the correct conditions. The maximum frequency is dependent upon the loading of the application.

⊠ 6-3 shows a bandwidth measurement of the PCA9306 device using a two-port network analyzer.

However, this is an analog type of measurement. For digital applications, the signal should not degrade up to the fifth harmonic of the digital signal. As a rule of thumb, the frequency bandwidth should be at least five times the maximum digital clock rate. This component of the signal is very important in determining the overall shape of the digital signal. In the case of the PCA9306 device, digital clock frequency of >100 MHz can be achieved.

The PCA9306 device does not provide any drive capability like the PCA9515 or PCA9517 series of devices. Therefore, higher-frequency applications require higher drive strength from the host side. No pullup resistor is needed on the host side (3.3 V) if the PCA9306 device is being driven by standard CMOS push-pull output driver. Ideally, it is best to minimize the trace length from the PCA9306 device on the sink side (1.8 V) to minimize signal degradation.

You can then use a simple formula to compute the maximum *practical* frequency component or the *knee* frequency (f_{knee}). All fast edges have an infinite spectrum of frequency components. However, there is an inflection (or *knee*) in the frequency spectrum of fast edges where frequency components higher than f_{knee} are insignificant in determining the shape of the signal.

To calculate f_{knee}:

$$f_{knee} = 0.5 / RT (10\% - 90\%)$$
 (7)

$$f_{\text{knee}} = 0.4 / \text{RT} (20\% - 80\%)$$
 (8)

For signals with rise-time characteristics based on 10- to 90-percent thresholds, f_{knee} is equal to 0.5 divided by the rise time of the signal. For signals with rise-time characteristics based on 20- to 80-percent thresholds, which is very common in many current device specifications, f_{knee} is equal to 0.4 divided by the rise time of the signal.

Some guidelines to follow that help maximize the performance of the device:

- Keep trace length to a minimum by placing the PCA9306 device close to the I²C output of the processor.
- The trace length should be less than half the time of flight to reduce ringing and line reflections or non-monotonic behavior in the switching region.
- To reduce overshoots, a pullup resistor can be added on the 1.8 V side; be aware that a slower fall time is to be expected.

9.2.3 Application Curve




图 9-3. Maximum Pullup Resistance ($R_{p(max)}$) vs Bus Capacitance (C_b)




图 9-4. Minimum Pullup Resistance (R_{p(min)}) vs Pullup Reference Voltage (V_{DPUX})



10 Power Supply Recommendations

For supplying power to the PCA9306 device, the V_{REF1} pin can be connected directly to a power supply. The V_{REF2} pin must be connected to the V_{DPU} power supply through a 200-k Ω resistor. Failure to have a high-impedance resistor between V_{REF2} and V_{DPU} results in excessive current draw and unreliable device operation. It is also worth noting, that in order to support voltage translation, the PCA9306 must have the EN and VREF2 pins shorted and then pulled up to V_{DPU} through a high-impedance resistor.

11 Layout

11.1 Layout Guidelines

For printed-circuit board (PCB) layout of the PCA9306 device, common PCB layout practices should be followed, but additional concerns related to high-speed data transfer such as matched impedances and differential pairs are not a concern for I²C signal speeds.

In all PCB layouts, it is a best practice to avoid right angles in signal traces, to fan out signal traces away from each other on leaving the vicinity of an integrated circuit (IC), and to use thicker trace widths to carry higher amounts of current that commonly pass through power and ground traces. The 100-pF filter capacitor should be placed as close to V_{REF2} as possible. A larger decoupling capacitor can also be used, but a longer time constant of two capacitors and the 200-k Ω resistor results in longer turnon and turnoff times for the PCA9306 device. These best practices are shown in \mathbb{Z} 11-1.

For the layout example provided in \boxtimes 11-1, it would be possible to fabricate a PCB with only two layers by using the top layer for signal routing and the bottom layer as a split plane for power (V_{CC}) and ground (GND). However, a four-layer board is preferable for boards with higher-density signal routing. On a four-layer PCB, it is common to route signals on the top and bottom layer, dedicate one internal layer to a ground plane, and dedicate the other internal layer to a power plane. In a board layout using planes or split planes for power and ground, vias are placed directly next to the surface-mount component pad, which must attach to V_{CC} or GND, and the via is connected electrically to the internal layer or the other side of the board. Vias are also used when a signal trace must be routed to the opposite side of the board, but this technique is not demonstrated in \boxtimes 11-1.

11.2 Layout Example




图 11-1. PCA9306 Layout Example



12 Device and Documentation Support

12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.2 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

12.3 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

12.4 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

12.5 术语表

TI术语表本术语表列出并解释了术语、首字母缩略词和定义。

Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most-current data available for the designated device. This data is subject to change without notice and without revision of this document. For browser-based versions of this data sheet, see the left-hand navigation pane.

Product Folder Links: PCA9306

www.ti.com 6-Apr-2022

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
PCA9306DCTR	ACTIVE	SM8	DCT	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	7BD (G, S, Y)	Samples
PCA9306DCTRE4	LIFEBUY	SM8	DCT	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	7BD (G, S, Y)	
PCA9306DCTRG4	LIFEBUY	SM8	DCT	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	7BD (G, S, Y)	
PCA9306DCTT	ACTIVE	SM8	DCT	8	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	7BD (G, S, Y)	Samples
PCA9306DCTTE4	LIFEBUY	SM8	DCT	8	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	7BD (G, S, Y)	
PCA9306DCTTG4	LIFEBUY	SM8	DCT	8	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	7BD (G, S, Y)	
PCA9306DCUR	ACTIVE	VSSOP	DCU	8	3000	RoHS & Green	NIPDAU SN NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	(29O4, 7BDP, 7BDS, 7BDY)	Samples
PCA9306DCURE4	LIFEBUY	VSSOP	DCU	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	7BDS	
PCA9306DCURG4	LIFEBUY	VSSOP	DCU	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	7BDS	
PCA9306DCUT	ACTIVE	VSSOP	DCU	8	250	RoHS & Green	NIPDAU SN NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	(29O4, 7BDP, 7BDS, 7BDY)	Samples
PCA9306DCUTE4	LIFEBUY	VSSOP	DCU	8	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	7BDS	
PCA9306DCUTG4	LIFEBUY	VSSOP	DCU	8	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	7BDS	
PCA9306DQER	ACTIVE	X2SON	DQE	8	5000	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	(3M, 7F)	Samples
PCA9306YZTR	ACTIVE	DSBGA	YZT	8	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	7F	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

PACKAGE OPTION ADDENDUM

www.ti.com 6-Apr-2022

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF PCA9306:

Automotive : PCA9306-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects



www.ti.com 9-Apr-2022


TAPE AND REEL INFORMATION



TAPE DIMENSIONS KO P1 BO Cavity AO

	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
PCA9306DCTR	SM8	DCT	8	3000	177.8	12.4	3.45	4.4	1.45	4.0	12.0	Q3
PCA9306DCTR	SM8	DCT	8	3000	180.0	13.0	3.35	4.5	1.55	4.0	12.0	Q3
PCA9306DCTT	SM8	DCT	8	250	180.0	13.0	3.35	4.5	1.55	4.0	12.0	Q3
PCA9306DCTT	SM8	DCT	8	250	177.8	12.4	3.45	4.4	1.45	4.0	12.0	Q3
PCA9306DCUR	VSSOP	DCU	8	3000	180.0	9.0	2.25	3.4	1.0	4.0	8.0	Q3
PCA9306DCUR	VSSOP	DCU	8	3000	178.0	9.0	2.25	3.35	1.05	4.0	8.0	Q3
PCA9306DCUR	VSSOP	DCU	8	3000	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3
PCA9306DCURG4	VSSOP	DCU	8	3000	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3
PCA9306DCUT	VSSOP	DCU	8	250	178.0	9.0	2.25	3.35	1.05	4.0	8.0	Q3
PCA9306DCUT	VSSOP	DCU	8	250	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3
PCA9306DCUTG4	VSSOP	DCU	8	250	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3
PCA9306DQER	X2SON	DQE	8	5000	180.0	9.5	1.15	1.6	0.5	4.0	8.0	Q1
PCA9306DQER	X2SON	DQE	8	5000	180.0	8.4	1.2	1.6	0.55	4.0	8.0	Q1
PCA9306YZTR	DSBGA	YZT	8	3000	180.0	8.4	1.02	2.02	0.75	4.0	8.0	Q1



www.ti.com 9-Apr-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
PCA9306DCTR	SM8	DCT	8	3000	183.0	183.0	20.0
PCA9306DCTR	SM8	DCT	8	3000	182.0	182.0	20.0
PCA9306DCTT	SM8	DCT	8	250	182.0	182.0	20.0
PCA9306DCTT	SM8	DCT	8	250	183.0	183.0	20.0
PCA9306DCUR	VSSOP	DCU	8	3000	182.0	182.0	20.0
PCA9306DCUR	VSSOP	DCU	8	3000	180.0	180.0	18.0
PCA9306DCUR	VSSOP	DCU	8	3000	202.0	201.0	28.0
PCA9306DCURG4	VSSOP	DCU	8	3000	202.0	201.0	28.0
PCA9306DCUT	VSSOP	DCU	8	250	180.0	180.0	18.0
PCA9306DCUT	VSSOP	DCU	8	250	202.0	201.0	28.0
PCA9306DCUTG4	VSSOP	DCU	8	250	202.0	201.0	28.0
PCA9306DQER	X2SON	DQE	8	5000	184.0	184.0	19.0
PCA9306DQER	X2SON	DQE	8	5000	202.0	201.0	28.0
PCA9306YZTR	DSBGA	YZT	8	3000	182.0	182.0	20.0



SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.



SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.





PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This package complies to JEDEC MO-287 variation X2EAF.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



DCU (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE (DIE DOWN)



NOTES:

- : A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
 - D. Falls within JEDEC MO-187 variation CA.



DCU (S-PDSO-G8)

PLASTIC SMALL OUTLINE PACKAGE (DIE DOWN)




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



YZT (R-XBGA-N8)

DIE-SIZE BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. NanoFree™ package configuration.

NanoFree is a trademark of Texas Instruments.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022,德州仪器 (TI) 公司