

HPU Core 3.6 – User Guide (Rev. A)

Author: Francesco Diotalevi, Maurizio Casti

Company: Istituto Italiano di Tecnologia

| Histor | y of H | PU_Core IP: | | | | |
|--------|--------|---------------------------|---------------------|---|--|--|
| Ver. | Rev. | Date | Author | Description | | |
| 1.0 | | Sep 19 th 2016 | Francesco Diotalevi | First Release (DRAFT) | | |
| 1.1 | | Jun 14 th 2017 | Francesco Diotalevi | Modified the AXIstream module and added some debug ports. Added Reset_DMA_stream bit into CTRL_REG. | | |
| 2.0 | | Nov 15 th 2017 | Francesco Diotalevi | Bug fixed for the HSSAER Channel Enable. Added AUX Threshold Error register and AUX Rx Counter registers. Some Fixes in HDL code. | | |
| 2.1 | | Jun 15 th 2018 | Francesco Diotalevi | • Enlarged to 24 the SSAER data transfer. Different header coding. | | |
| 3.0 | | Aug 9 th 2018 | Maurizio Casti | Added the SpiNNlink interface capability | | |
| 3.1 | | Aug 24 th 2018 | Maurizio Casti | Added the START/STOP and Data Mask Feature to SpiNNlink | | |
| 3.2 | | Oct 24 th 2018 | Francesco Diotalevi | Splitted FlushFifos in FlushRXFifo and FlushTXFifos. Modifications in axistream module to premature end a burst transfer. Added register that counts data in AXI stream bus. Modified reset value of RX PAER Configuration register (RX_PAER_CFNG_REG). Enlarged DMA length field to 16 bits. | | |
| 3.3 | | Oct 30 th 2018 | Francesco Diotalevi | DMA register (DMA_REG) has thi bit 0 fixed to 0. It can be written only with even values. | | |
| 3.4 | | Nov 16 th 2018 | Maurizio Casti | Absolute Timing Feature for Transmission Changed some feature about START/STOP Command Added SpiNNlink Control Register and Status Register | | |
| 3.5 | | May 20 th 2020 | Francesco Diotalevi | Added Synchronization Fifos to make independent the differential clocks with the Core clock | | |
| 3.6 | 1 | Jan 28 th 2021 | Maurizio Casti | Added interception ports (for algorithm insertion) Updated the list of tags for external sensor (IMU and Cochlea) - see AERSensorsMap.xlxs GUI renewed | | |



| History o | History of HPU_Core Documentation: | | | | | | |
|-----------|------------------------------------|-------------------------|---|--|--|--|--|
| Revision | Revision Date | | Description | | | | |
| | Omissis | F.Diotalevi, M.Casti | Previous not tracked versions | | | | |
| A | Mar 26 th 2021 M.Casti | | Table of VHDL Generics updated HPU Core block updated | | | | |
| | | | | | | | |

Contents

| Н | PU CO | RE 3.6 (REV 0) – USER GUIDE | 1 |
|----|-------|--|------|
| G | LOSSA | RY | 3 |
| Н | PUCOF | RE IMPLEMENTATION PARAMETERS | 4 |
| II | NTROD | DUCTION | 5 |
| 1 | HPU | JCORE BLOCK DIAGRAM | 8 |
| | 1.1 | UNDERSTANDING THE HPU CORE IN SYNTHTACTAER APPLICATION | 9 |
| 2 | HPU | JCORE INTERNAL REGISTERS | 11 |
| | 2.1 | CONTROL REGISTER (CTRL_REG) | . 13 |
| | 2.2 | LOOPBACK LR CONFIGURATION REGISTER (LPBK_LR_CNFG_REG) | . 14 |
| | 2.3 | RX DATA BUFFER REGISTER (RXDATA_REG) | . 15 |
| | 2.4 | RX TIME BUFFER REGISTER (RXTIME_REG) | . 16 |
| | 2.5 | TX DATA BUFFER REGISTER (TXDATA_REG) | . 18 |
| | 2.6 | DMA REGISTER (DMA_REG) | . 19 |
| | 2.7 | RAW STATUS REGISTER (STAT_RAW_REG) | . 20 |
| | 2.8 | IRQ REGISTER (IRQ_REG) | . 23 |
| | 2.9 | Mask Register (MSK_REG) | . 24 |
| | 2.10 | WRAPPING TIMESTAMP REGISTER (WRAPTIMESTAMP_REG) | . 25 |
| | 2.11 | HSSAER STATUS REGISTER (HSSAER_STAT_REG) | . 26 |
| | 2.12 | HSSAER RX Error register (HSSAER_RX_ERR_REG) | . 27 |
| | 2.13 | HSSAER RX MSK REGISTER (HSSAER_RX_MSK_REG) | . 28 |
| | 2.14 | RX Control register (RX_CTRL_REG). | . 29 |
| | 2.15 | TX Control register (TX_CTRL_REG) | .30 |
| | 2.16 | RX PAER CONFIGURATION REGISTER (RX_PAER_CFNG_REG) | .32 |
| | 2.17 | TX PAER Configuration register (TX_PAER_CFNG_REG) | .33 |
| | 2.18 | IP CONFIGURATION REGISTER (IP_CFNG_REG) | .34 |
| | 2.19 | FIFO THRESHOLD REGISTER (FIFO_THRSH_REG) | . 35 |
| | 2.20 | LOOPBACK AUX CONFIGURATION (LPBK_AUX_CNFG_REG) | . 36 |
| | 2.21 | IDENTIFICATION REGISTER (ID_REG) | . 37 |
| | 2.22 | AUXILIARY RX CONTROL REGISTER (AUX_RX_CTRL_REG) | . 38 |
| | 2.23 | HSSAER AUX RX Error register (HSSAER_AUX_RX_ERR_REG) | . 39 |
| | | | |



| | 2.24 | HSSAER AUX RX MSK REGISTER (HSSAER_AUX_RX_MSK_REG) | 40 |
|---|------------|--|----|
| | 2.25 | AUX ERROR COUNTER THRESHOLD REGISTER (HSSAER_AUX_RX_ERR_THR_REG) | 41 |
| | 2.26 | AUX ERROR COUNTER CH0 REGISTER (HSSAER_AUX_RX_ERR_CH0_REG) | 42 |
| | 2.27 | AUX ERROR COUNTER CH1 REGISTER (HSSAER_AUX_RX_ERR_CH1_REG) | 43 |
| | 2.28 | AUX ERROR COUNTER CH2 REGISTER (HSSAER_AUX_RX_ERR_CH2_REG) | 44 |
| | 2.29 | AUX ERROR COUNTER CH3 REGISTER (HSSAER_AUX_RX_ERR_CH3_REG) | 45 |
| | 2.30 | SPINNLINK START COMMAND KEY (SPNN_START_KEY_REG) | 46 |
| | 2.31 | SPINNLINK STOP COMMAND KEY (SPNN_STOP_KEY_REG) | 47 |
| | 2.32 | SPINNLINK TX DATA MASK (SPNN_TX_MASK_REG) | 48 |
| | 2.33 | SPINNLINK RX DATA MASK (SPNN_RX_MASK_REG) | 49 |
| | 2.34 | SPINNLINK CONTROL REGISTER (SPNN_CTRL_REG) | 50 |
| | 2.35 | SPINNLINK STATUS REGISTER (SPNN_STATUS_REG) | 51 |
| | 2.36 | TLAST TIMEOUT REGISTER (TLASTTO_REG) | 52 |
| | 2.37 | TLAST Counter Register (TLASTCNT_REG) | 53 |
| | 2.38 | TDATA COUNTER REGISTER (TDATACNT_REG) | 54 |
| 3 | REF | FERENCES | 55 |
| 4 | APF | PENDIXES | 56 |
| | 4 1 | Δυίστρελη ΔΟΜ | 56 |

Glossary

| Acronym | Meaning | | | | | | | |
|---------|-------------------|--|--|--|--|--|--|--|
| TBD | To Be Defined | | | | | | | |
| TBT | To Be Tested | | | | | | | |
| TBI | To Be Implemented | | | | | | | |
| | | | | | | | | |



1 HPUCore implementation parameters (VHDL Generics)

| Name | Description | Default | Format | Range |
|---------------------------------|--|---------|-----------|--------|
| Customization Parameters | | | | |
| C_PAER_DSIZE | Size of PAER address | 24 | Integer | 1 - 32 |
| C_RX_HAS_PAER | If true (checked), the RX PAER interface is exposed | true | Boolean | |
| C_RX_HAS_HSSAER | If true (checked), the RX HSSAER interface is exposed | true | Boolean | |
| C_RX_HSSAER_N_CHAN | The number of RX HSSAER channels | 3 | Boolean | 1 - 4 |
| C_RX_HAS_GTP | If true (checked), the RX GTP interface is exposed | false | Boolean | |
| C_RX_HAS_SPNNLNK | If true (checked), the RX SpiNNlink interface is exposed | true | Boolean | |
| C_TX_HAS_PAER | If true (checked), the TX PAER interface is exposed | true | Boolean | |
| C_TX_HAS_HSSAER | If true (checked), the TX HSSAER interface is exposed | true | Boolean | |
| C_TX_HSSAER_N_CHAN | The number of TX HSSAER channels | 3 | Integer | 1 - 4 |
| C_TX_HAS_GTP | If true (checked), the TX GTP interface is exposed | false | Boolean | |
| C_TX_HAS_SPNNLNK | If true (checked), the TX SpiNNlink interface is exposed | true | Boolean | |
| C_PSPNNLNK_WIDTH | Size of SpiNNaker parallel data interface | 32 | Integer | 1 - 32 |
| C_DEBUG | If true (checked), Debug Ports are enabled | false | Boolean | |
| C_S_AXI_DATA_WIDTH | AXI4 Lite Slave Data width | 32 | Integer | |
| C_S_AXI_ADDR_WIDTH | AXI4 Lite Slave Address width | 8 | Integer | |
| C_RX_PAER_L_SENS_ID | Left Rx PAER Sensor Type | "000" | BitString | 3 bit |
| C_RX_SAERO_L_SENS_ID | Ch0 Left Rx HSSAER Sensor Type | "000" | BitString | 3 bit |
| C_RX_SAER1_L_SENS_ID | Ch1 Left Rx HSSAER Sensor Type | "000" | BitString | 3 bit |
| C_RX_SAER2_L_SENS_ID | Ch2 Left Rx HSSAER Sensor Type | "000" | BitString | 3 bit |
| C_RX_SAER3_L_SENS_ID | Ch3 Left Rx HSSAER Sensor Type | "000" | BitString | 3 bit |
| C_RX_PAER_R_SENS_ID | Right Rx PAER Sensor Type | "000" | BitString | 3 bit |
| C_RX_SAERO_R_SENS_ID | ChO Right Rx HSSAER Sensor Type | "000" | BitString | 3 bit |
| C_RX_SAER1_R_SENS_ID | Ch1 Right Rx HSSAER Sensor Type | "000" | BitString | 3 bit |
| C_RX_SAER2_R_SENS_ID | Ch2 Right Rx HSSAER Sensor Type | "000" | BitString | 3 bit |
| C_RX_SAER3_R_SENS_ID | Ch3 Right Rx HSSAER Sensor Type | "000" | BitString | 3 bit |
| C_RX_PAER_A_SENS_ID | Aux Rx PAER Sensor Type | "001" | BitString | 3 bit |
| C_RX_SAERO_A_SENS_ID | ChO Aux Rx HSSAER Sensor Type | "001" | BitString | 3 bit |
| C_RX_SAER1_A_SENS_ID | Ch1 Aux Rx HSSAER Sensor Type | "001" | BitString | 3 bit |
| C_RX_SAER2_A_SENS_ID | Ch2 Aux Rx HSSAER Sensor Type | "001" | BitString | 3 bit |
| C_RX_SAER3_A_SENS_ID | Ch3 Aux Rx HSSAER Sensor Type | "001" | BitString | 3 bit |
| C_RX_LEFT_INTERCEPTION | Left RX port interception | false | Boolean | |
| C_RX_RIGHT_INTERCEPTION | Right RX port interception | false | Boolean | |
| C_RX_AUX_INTERCEPTION | Aux RX port interception | false | Boolean | |
| C_HAS_DEFAULT_LOOPBACK | Default loopback settings ports | false | Boolean | |
| Hidden Parameters | | | | |
| C_SLV_DWIDTH | CTRL and CTRG Debug port width | 32 | Integer | |

Table 1.1 - HPU_Core implementation parameters (VHDL generics)



2 Introduction

The Head Processor Unit Core (HPU Core) is an AXI peripheral used to manage different input AER or SpiNNlink streaming and transfer the acquired data into memory through DMA interface or by reading registers with Host CPU. It is also Transmission capable, and permits to send AER or SpiNNlink streaming to external devices.

It has an Axi4 lite bus I/f for writing/reading internal registers and delivers two AXI stream bus @ 32bit (Read and Write lanes). It can be configured with up to 4 input channels and 1 output channel, and each channel can manage PAER, SAER, GTP (TBI), SpiNNlink flows.




Figure 2.1 - HPUCore block

a list of the ports and their description is shown in Table 2.1.

| Comment | Port name | Width | Dir | Description |
|---------------------|---------------|-------|-----|------------------------------------|
| Interrupt | Interrupt | 1 | 0 | Level interrupt active high signal |
| | S_AXI_ACLK | 1 | I | AXI Clock, System clock line |
| | S_AXI_ARESETN | 1 | I | AXI Reset active low line |
| nes | S_AXI_AWADDR | 32 | I | AXI Write address |
| AXI4 Lite Bus lines | S_AXI_AWVALID | 1 | I | Write address valid |
| ਭ | S_AXI_WDATA | 32 | I | Write data |
| 4 : <u>:</u> | S_AXI_WSTRB | 4 | I | Write strobes |
| AXI | S_AXI_WVALID | 1 | I | Write valid |
| | S_AXI_BREADY | 1 | I | Response ready |
| | S_AXI_ARADDR | 32 | I | Read address |



| Comment | Port name | Width | Dir | Description |
|--------------------|-----------------------------------|-------|-----|---|
| Comment | S_AXI_ARVALID | 1 | I | Read address valid |
| | S_AXI_RREADY | 1 | I | Read ready |
| | S_AXI_ARREADY | 1 | 0 | Read address ready |
| | S_AXI_RDATA | 32 | 0 | Read data |
| | S_AXI_RRESP | 2 | 0 | Read response |
| | S AXI RVALID | 1 | 0 | Read valid |
| | S AXI_WREADY | 1 | 0 | Write ready |
| | S_AXI_BRESP | 2 | 0 | Write response |
| | S_AXI_BVALID | 1 | 0 | Write response valid |
| | S_AXI_AWREADY | 1 | 0 | Write address ready |
| | LRX_PAER_Addr | 18 | I | Parallel AER address |
| | LRX_PAER_Req | 1 | I | Parallel AER request |
| 5 11.6 | LRX_PAER_Ack | 1 | 0 | Parallel AER acknowledge |
| RX Left Eye I/F | LRX HSSAER | 4 | I | 4 channels High Speed Serial AER signal |
| | _ | | | |
| | LRx_data_2of7_from_spinnaker | 7 | I | SpiNNlink input data line |
| | LRx_ack_to_spinnaker_o | 1 | 0 | SpiNNlink acknowledge |
| | RRx_PAER_Addr | 18 | I | Parallel AER address |
| RX Right | RRx_PAER_Req | 1 | I | Parallel AER request |
| Eye | RRx_PAER_Ack | 1 | 0 | Parallel AER acknowledge |
| I/F | RRx_HSSAER | 4 | I | 4 channels High Speed Serial AER signal |
| | RRx_data_2of7_from_spinnaker | 7 | I | SpiNNlink input data line |
| | RRx_ack_to_spinnaker_o | 1 | 0 | SpiNNlink acknowledge |
| | AuxRx_PAER_Addr | 18 | I | Parallel AER address |
| RX | AuxRx_PAER_Req | 1 | I | Parallel AER request |
| Auxiliary | AuxRx_PAER_Ack | 1 | 0 | Parallel AER acknowledge |
| I/F | AuxRx_HSSAER | 4 | I | 4 channels High Speed Serial AER signal |
| | AuxRx_data_2of7_from_spinnaker | 7 | I | SpiNNlink input data line |
| | AuxRx_ack_to_spinnaker_o | 1 | 0 | SpiNNlink acknowledge |
| | S_AXIS_TREADY | 1 | 0 | Tready |
| Slave Axi | S_AXIS_TDATA | 32 | I | Data bus |
| stream I/f | S_AXIS_TLAST | 1 | I | Last signal |
| | S_AXIS_TVALID | 1 | I | Valid signal |
| | M_AXIS_TREADY | 1 | I | Tready |
| Master Axi | M_AXIS_TDATA | 32 | 0 | Data bus |
| stream I/f | M_AXIS_TLAST | 1 | 0 | Last signal |
| | M_AXIS_TVALID | 1 | 0 | Valid signal |
| | Tx_PAER_Addr | 18 | 0 | Parallel AER address |
| TX | AuxRx_PAER_Req | 1 | 0 | Parallel AER request |
| I/F | AuxRx_PAER_Ack | 1 | I | Parallel AER acknowledge |
| | AuxRx_HSSAER | 3 | 0 | 3 channels High Speed Serial AER signal |
| System | HSSAER_CIkLS_p, HSSAER_CIkLS_n | 2 | I | Differential Low Speed clock (usually 100MHz) |
| signals | HSSAER_CIKHS_p, HSSAER_CIKHS_n | 2 | I | Differential High Speed clock. It must be 3x ClkLS (usually 300MHz) |



| Comment | Port name | Width | Dir | Description |
|---------|----------------|-------|-----|------------------------------|
| | nSyncReset | 1 | I | Active low Synchronous reset |
| | DefLocFarLpbk | 1 | I | Default Far loopback value |
| | DefLocNearLpbk | 1 | I | Default Near loopback value |

Table 2.1 HPUCore interface signals description



3 **HPUCore Block Diagram**

The HPUCore Block diagram is shown in Figure 3.1.




Figure 3.1 HPUCore architecture



3.1 Understanding the HPU Core in SynthTactAER Application

The HPU Core can have until 3 different AER generator connected to him. In the HPU Core implementation for SynthTactAER design the AER sources are configured as Serial AER lines. The Serial AER lines are LVDS signals and each source has 3 different channels. The 3 interfaces are:

- Left ATIS camera,
- Right ATIS camera and
- AUXiliary interface.

The HPU Core descrializes the data coming from its channels and fill a FIFO with data and associated time stamp.




Figure 3.2 Simplified block diagram of the HPUCore.

Table 3.1 Meaning of Timestamp and Data values.

TIMESTAMP (31 downto 0) when CTRLReg.15 is '0'

| TIME ID (Reserved) 31 downto 24 | Payload 23 downto 0 |
|---------------------------------|------------------------|
| 10000000 | Time value |

TIMESTAMP (31 downto 0) when CTRLReg.15 is '1'

| Payload 31 downto 0 |
|------------------------|
| Time value |

Note: One-unit difference into Time value means 80ns.

Acording to the AERsensorsMap.xlsx (svn version r12867) the data are packed as in the tables that follow:

DATA (31 downto 0) coming from Left/Right eyes channels

| 31 | 30 29 28 27 | 26 | 25 | 24 | Payload 23 downto 0 |
|----|-------------|----|----|----|------------------------|
| 0 | Reserved | 0 | 0 | 0 | Data |



DATA (31 downto 0) coming from Aux channel

| 31 | 30 29 28 27 | 26 25 24 | Payload 23 downto 0 |
|----|-------------|---------------------|------------------------|
| 0 | Reserved | Copy of data[21:19] | Data |

The AXI stream I/f is connected to a DMA used to perform slave to memory transfers.

Reading from /dev/iit-hpu we obtain couples of 32bit wide data. The first data is a timestamp while the second one is the data associated to the timestamp.

The Table 3.1 shows the meaning of both timestamp and data values.

Then a typical acquired sequence is as in the table below:

| Example of acquired sequence | Events Notes: |
|--------------------------------|---|
| Example of acquired sequence | All events in the table come from Left Eye through SAER interface |
| T: 0x80FFFD1D> TD: 0x040132E5 | The payload for TD event is 0x132E5 |
| T: 0x80FFFD9E> TD: 0x040132E6 | The payload for TD event is 0x132E6 |
| T: 0x80FFFE1F> TD: 0x040132E7 | The payload for TD event is 0x132E7 |
| T: 0x80FFFEA0> TD: 0x040132E8 | The payload for TD event is 0x132E8 |
| T: 0x80FFFEB8> APS: 0x0405C600 | This is a APS event because of the 18^{th} bit is high. The payload for APS event is $0x1C600$ |
| T: 0x80FFFF21> TD: 0x040132E9 | The payload for TD event is 0x132E9 |
| T: 0x80FFFFA2> TD: 0x040132EA | The payload for TD event is 0x132EA |
| T: 0x80000023> TD: 0x040132EB | Here the time stamp has wrapped incrementing the wrap value. The payload for TD event is 0x132EB |



4 **HPUCore internal registers**

In this Section a detailed view of the registers internal to the HPUCore module is given.

The HPUCore block has an Axi Light Slave interface [1] to interface the registers with the hosting processor.

AXI is part of ARM AMBA, a family of micro controller buses first introduced in 1996. The first version of AXI was first included in AMBA 3.0, released in 2003. AMBA 4.0, released in 2010, includes the second version of AXI, AXI4. There are three types of AXI4 interfaces:

- AXI4—for high-performance memory-mapped requirements.
- AXI4-Lite—for simple, low-throughput memory-mapped communication (for example, to and from control and status registers).
- AXI4-Stream—for high-speed streaming data.

In the following the complete list of accessible HPUCore registers.

| | | , , , , , , , , , , , , , , , , , , , | -5 | | |
|----|--------|---------------------------------------|--|------|----------------|
| # | Offset | Mnemonic | Description | Туре | Reset Value |
| 0 | 0x00 | CTRL REG | Control register | R/W | 0x00000000 |
| 1 | 0x04 | LPBK_LR_CNFG_REG | Loopback LR Configuration register | R/W | 0x00000000 |
| 2 | 0x08 | RXData REG | RX Data Buffer | R/O | 0x00000000 |
| 3 | 0x0C | RXTime_REG | RX Time Buffer | R/O | 0x00000000 |
| 4 | 0x10 | TXData REG | TX Data Buffer | R/W | 0x00000000 |
| 5 | 0x14 | DMA_BREG | DMA Burst Register | R/W | 0x00000000 |
| 6 | 0x18 | STAT RAW REG | Status RAW register | R/O | 0x00000000 |
| 7 | 0x1C | IRQ_REG | IRQ register | R/C | 0x00000000 |
| 8 | 0x20 | MSK_REG | Mask register for the IRQ_REG register | R/W | 0x00000000 |
| 10 | 0x28 | WRAPTimeStamp_REG | Wrapping TimeStamp Register | R/C | 0x00000000 |
| 13 | 0x34 | HSSAER_STAT | HSSAER status register | R/O | 0x00000000 |
| 14 | 0x38 | HSSAER RX ERR | HSSAER RX Error register | R/O | 0x00000000 |
| 15 | 0x3C | HSSAER RX MSK | HSSAER RX Mask register | R/W | 0x00000000 |
| 16 | 0x40 | RX CTRL REG | RX Control register | R/W | 0x00000000 |
| 17 | 0x44 | TX CTRL REG | TX Control register | R/W | 0x00000000 |
| 18 | 0x48 | RX PAER CNFG REG | RX PAER configuration register | R/W | 0x01010100 |
| 19 | 0x4C | TX PAER CFNG REG | TX PAER Configuration register | R/W | 0x00000000 |
| 20 | 0x50 | IP_CFNG_REG | IP implemented configuration register | R/O | 0x0000???? |
| 21 | 0x54 | FIFO_THRS_REG | FIFO threshold value register | R/W | 0x00000000 |
| 22 | 0x58 | LPBK AUX CNFG REG | Loopback AUX Configuration register | R/W | 0x00000000 |
| 23 | 0x5C | ID_REG | ID Register | R/O | 0x48505535 |
| 24 | 0x60 | AUX CTRL REG | Auxiliary interface Control register | R/W | 0x00000000 |
| 25 | 0x64 | HSSAER AUX RX ERR | HSSAER AUX RX Error register | R/O | 0x00000000 |
| 26 | 0x68 | HSSAER AUX RX MSK | HSSAER AUX RX Mask register | R/W | 0x00000000 |
| 27 | 06C | HSSAER AUX RX ERR THR REG | HSSAER AUX RX error threshold | R/W | 0x10101010 |



| # | Offset | Mnemonic | Description | Туре | Reset Value |
|----|--------|---------------------------|--|------|----------------|
| | | | register | | |
| 28 | 0x70 | HSSAER AUX RX ERR CHO REG | HSSAER AUX RX error counter register for Channel 0 | R/C | 0x00000000 |
| 29 | 0x74 | HSSAER AUX RX ERR CH1 REG | HSSAER AUX RX error counter register for Channel 1 | R/C | 0x00000000 |
| 30 | 0x78 | HSSAER AUX RX ERR CH2 REG | HSSAER AUX RX error counter register for Channel 2 | R/C | 0x00000000 |
| 31 | 0x7C | HSSAER AUX RX ERR CH3 REG | HSSAER AUX RX error counter register for Channel 3 | R/C | 0x00000000 |
| 32 | 0x80 | SPNN START KEY REG | SpiNNlink Start command key | R/W | 0x80000000 |
| 33 | 0x84 | SPNN STOP KEY REG | SpiNNlink Stop command key | R/W | 0x40000000 |
| 34 | 0x88 | SPNN TX MASK REG | SpiNNlink TX Data Mask | R/W | 0x00FFFFFF |
| 35 | 0x8C | SPNN_RX_MASK_REG | SpiNNlink Stop command key | R/W | 0x00FFFFF |
| 36 | 0x90 | SPNN CTRL REG | SpiNNaker Control Register | R/W | 0x00000000 |
| 37 | 0x94 | SPNN STATUS REG | SpiNNaker Status Register | R/O | 0x00000000 |
| 38 | 0xA0 | TlastTimeOut_REG | TLAST Time Out register | R/W | 0x00010000 |
| 39 | 0xA4 | <u>TlastConter_REG</u> | TLAST Counter register | R/O | 0x00000000 |
| 40 | 0xA8 | TdataCounter REG | TData Counter register | R/O | 0x00000000 |
| 41 | 0xAC | Reserved | | | |



4.1 Control register (CTRL_REG)

This register is used to control the behaviour of the HPUCore block.

| CTRL_ | _REG (I | HPUC or | e Base | + 0x00 |)) | | | | | Rese | t Value: | 0x000 | 00000 | | | |
|---------------------------|------------------------|-------------------------|-------------------------|-------------------------------|-------------------------------|----------------------------------|---------------------|-----------------------------------|-----------------------------------|--------------------------|---------------------|--------------|-----------|-----------|----------------|--|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | |
| LocFar RPAER Lpbk | LocFar PAERL pbk | LocFar RSAER Lpbk | LocFar LSAER Lpbk | LocFar AuxPA ERLpb k | LocFar AuxSA ERLpb k | Loc Near Lpbk | Remot e Lpbk | LocFar SpinnL pbkSel (1) | LocFar SpinnL pbkSel (0) | | | Rese | erved | | | |
| r/w | r/w | r/w | r/w | r/w | r/w | r/w | r/w | r/w | r/w | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| Full Time stam p | | ı | Reserve | d | | AXIS trea m Late ncy | Flush TX FIFO | AuxRxPa er FIFO FLush | RRxPaer FIFO FLush | LRxPaer FIFO FLush | Flush RX FIFO | Rese rved | EN INT | EN DMA | DMA running | |
| r/w | | | | | | | s/c | s/c | s/c | s/c | s/c | | r/w | r/w | ro | |

- Local Far PAER/SAER Loopback enabling (for further details, look at the RTL code)
- Local Near Loopback enabling (for further details, look at the RTL code)
- Remote Loopback enabling (for further details, look at the RTL code)
- Local Far SpinnLink Loopback selection (for further details, look at the RTL code):
 - o When '00' No Loopback
 - When '01' Tx is sent to "LEFT" Rx
 - When '10' Tx is sent to "RIGHT" Rx
 - o When '11' Tx is sent to "AUX" Rx
- DMA running
 - When '1' it shows that the DMA transfer is on going
 - When '0' it shows that no DMA transfer is active
- EN DMA is the DMA interface Enable
 - When '1' the DMA I/f is enabled
 - When '0' the DMA I/f is disabled
- Enable Interrupt
 - When '1' the Interrupt is enabled
 - When '0' the Interrupt never rises up
- FlushRXFIFO
 - When set to '1' the RX FIFO of the HPUCore is flushed. This bit is automatically cleared.
- LRxPAER Flush FIFOS
 - When set to '1' the FIFOS of the Left PAER interface are flushed. This bit is automatically cleared.
- RRxPAER Flush FIFOS
 - $_{\odot}$ $\,$ When set to '1' the FIFOS of the Right PAER interface are flushed. This bit is automatically cleared.
- AuxRxPAER Flush FIFOS
 - \circ When set to '1' the FIFOS of the AUX PAER interface are flushed. This bit is automatically cleared.
- FlushTXFIFO
 - o When set to `1' the TX FIFO of the HPUCore is flushed. This bit is automatically cleared.
- AXIStream Latency
 - When set to 1 the HPU based on the TLAST TIMEOUT Register (TLASTTO_REG) can have a maximum latency equal to the value of the register multiplied by the period of the system clock
- Fulltimestamp
 - When set to '1' the Timestamp is 32 bit wide, when set to '0' the time stamp is 24 bit wide and the higher part is equal to 0x80.



4.2 Loopback LR Configuration register (LPBK_LR_CNFG_REG)

This register contains the configuration for Left and Right loopback.

| LPBK_ | _LR_CN | IFG_RE | G (HPU | Core B | ase + 0 | x04) | | | | | | Rese | t Value: | 0x000 | 00000 |
|-------|-------------|---------|--------|--------|-----------|---------|------|------|----------|---------|------|-------|----------|----------|-------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| Righ | t RX cha | n 3 LPB | cnfg | Righ | t RX cha | n 2 LPB | cnfg | Righ | t RX cha | n 1 LPB | cnfg | Right | t RX cha | ın 0 LPB | cnfg |
| | r/ | W | | | r/ | W | | | r/ | W | | | r/ | 'W | |
| | | | | | | | | | | | | | | | |
| 15 | 15 14 13 12 | | | | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Left | RX char | 1 3 LPB | cnfg | Left | : RX chai | n 2 LPB | cnfg | Left | RX char | 1 LPB | cnfg | Left | RX cha | n 0 LPB | cnfg |
| | r/ | w | | ı | r/ | w | | I | r/ | W | | ı | r/ | 'w | |

The register is used in debug to test the connection. For further details, look at the RTL code.



4.3 RX Data Buffer register (RXDATA_REG)

This register contains the data (read from the INFIFO) coming from the selected by N_MuxAddr NMC. The format of the register is depicted into the figure below.

| RXDA [*] | RXDATA_REG (HPUCore Base + 0x08) Reset Value: 0x0000000 | | | | | | | | | | | | | | |
|-------------------|--|----|----|------|----|----|----|-----|----|----|----|----|----|----|----|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| | | | | Data | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | • | | • | • | | Da | ata | | | | • | | | |
| | | | | | | | r/ | /n | | | | | | | |

The meaning of this register is as explained in Table 3.1.

NOTE: The reading of this register must follow the reading of the RX Time Buffer register (RXTIME_REG).



4.4 RX Time Buffer register (RXTIME_REG)

This register contains the time stamp associated to the received data (see Loopback LR Configuration register (LPBK_LR_CNFG_REG)

This register contains the configuration for Left and Right loopback.

| LPBK_ | _LR_CN | FG_RE | G (HPU | Core B | ase + 0 | x04) | | | | | Rese | t Value: | 0x000 | 00000 | |
|-------|----------|---------|--------|--------|----------|---------|------|-------|---------|---------|------|----------|----------|---------|------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| Right | t RX cha | n 3 LPB | cnfg | Righ | t RX cha | n 2 LPB | cnfg | Right | RX cha | n 1 LPB | cnfg | Right | t RX cha | n 0 LPB | cnfg |
| | r/ | W | | | r/ | W | | | r/ | W | | | r/ | w | |
| | | | | | | | _ | | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Left | RX char | 1 3 LPB | cnfg | Left | RX char | n 2 LPB | cnfg | Left | RX char | 1 LPB | cnfg | Left | RX char | n 0 LPB | cnfg |
| • | r/ | W | | | r/ | W | | • | r/ | W | | • | r/ | w | |

The register is used in debug to test the connection. For further details, look at the RTL code.



RX Data Buffer register (RXDATA_REG)) from the INFIFO.

| RXTIN | 1E_REG | G (HPUC | Core Ba | se + 0 | (0C) | | | | | | | Rese | t Value: | 0x000 | 00000 |
|-------|--------|---------|---------|--------|-------|----|------|-------|----|----|----|------|----------|-------|-------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| | | | 1000 | Time | stamp | | | | | | | | | | |
| | ro | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | | | | | | Time | stamp | | | | | | | |

ro

The Time Stamp value read from this register is the Time Stamp that the HPUCore sticks to the Received data available into the RX Data Buffer register (RXDATA_REG).



4.5 TX Data Buffer register (TXDATA_REG)

This register is used to fill the OUTFIFO.

| TXDA | TA_REC | G (HPUC | Core Ba | se + 0 | (10) | | | | | | | Rese | t Value: | 0x000 | 00000 |
|------|--------|---------|---------|--------|--------------|----|-----|------|----|----|----|------|----------|-------|-------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| | TXData | | | | | | | | | | | | | | |
| | rw | | | | | | | | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | | | | | | TXE | Pata | | | | | | | |
| , | | | | | | | r | N | | | | | | | |

When writing to this register, keep in mind that it is used by the internal hw as follows:

The register needs to be written twice to enable the correct behaviour.

The first data written into the register represents the time, elapsed which, the second data written into the register is delivered to the *loopback* module, routing it according to its MSB bit:

00 => the packet is sent to the parallel AER interface 01 => the packet is sent to the HSSAER interface

10 => the packet is sent to the SpiNNlink interface ----- it was: GTP driver interface

11 => the packet is sent to all the interfaces: it is acknowledged only when all the interfaces have acknowledged the transfer

4.6 DMA register (DMA REG)

This register is used set the behaviour of the Axistream interface. It represents the number of data (32 bit size length) sent to the DMA interface and "closed" by a TLAST on the axistream interface.


Please note that this value has bit 0 set to 0, this means that it cannot be written with an odd value.

NOTE: This register can be written only if CTRL_REG.ENDMA='0'.

| MA_ | REG (H | PUCore | e Base | + 0x14 |) | | | | | | | Rese | t Value: | 0x000 | 00100 |
|----------|--------|--------|--------|--------|----|-----|---------|-------|----|----|----|------|----------|--------------------------|-------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| reserved | | | | | | | | | | | | | | DMA _test mod e | |
| | | | | | | | | | | | | | | | r/w |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | | | | | DMA | Length[| 15:1] | | | | | | | 0 |
| | | | | | | | r/ | w | | | | | | | |

The DM_test_mode set to '1' enables the DMA to write consecutive incremental values at high rates.

For example, if it is set to 8, the burst from/to the DMA I/f will be in terms of 8 data length.





4.7 RAW Status Register (STAT_RAW_REG)

When read, this register gives a snapshot of the status of warning or errors signals. It is a Read Only register.

| STAT_RAW_REG (HPUCore Base + 0x18) Reset Value: 0x0000000 | | | | | | | | | | | | | | | 00000 |
|--|-----------------------------------|-----------------------------|-----------------------------|------|---------------------------|--------------------------------|-----------------------|----------------------------------|-----------------------------|-----------------------------|----------------------------------|--------------------------|--------------------------|---------------------------------------|--------------------------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| | ı | Reserved | d | | AuxS pinn RxEr r | RSpi nnRx Err | LSpi nnRx Err | AuxS pinn Parit yErr | RSpi nnPa rityE rr | LSpi nnPa rityE rr | TxSp innD ump | Glbl RX err_ of | Glbl RX err_t o | Glbl RX err_t x | Glbl RX err_k o |
| | | | | | ro | ro | ro | ro | ro | ro | ro | ro | ro | ro | ro |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RXFIFO > THRS | AUX RX PAER FIFO FULL | RRX PAER FIFO FULL | LRX PAER FIFO FULL | Rese | erved | RX FIFO Not Empt y | RxBu fferR eady | Time Stam p Wra pped | Rese rved | TX Data Full | TX Data Almo st Full | TX Data Empt y | RX Data Full | RX Data Almo st Empt y | RX Data Empt y |

- RxDataEmpty
 - When '0', the INFIFO is not empty
 - When '1' the INFIFO is empty
- RxDataAlmostEmpty
 - When '1' the INFIFO has 1 or 0 data to be read.
 - When '0' the INFIFO has more or equal two data to be read.
- RxDataFull
 - When '1' the INFIFO is full.
 - When '0' the INFIFO is not full.
- TxDataEmpty
 - When '0', the OUTFIFO is not empty
 - When '1' the OUTFIFO is empty
- TxDataAlmostFull
 - o When '1' the OUTFIFO has 2047 or 2048 data within himself.
 - When '0' the OUTFIFO has less than 2047 data within himself.
- TxDataFull
 - \circ When '1' the OUTFIFO is full.
 - When '0' the OUTFIFO is not full.
- Bias Finished
 - When '1' the Bias signals have been latched
 - When '0' no Bias signals have been latched
- Time stamp wrapped (this bit is high for one clock period only, when the counter wraps its value)
 - When '1' the counter inside the TimeStamp module has wrapped its value.
 - When '0' the counter inside the TimeStamp module has not yet wrapped its value
- RXBufferReady
 - o When '1' the Rx Fifo has at least DMA_REG value of data available
 - When '0' the Rx Fifo has less than DMA_REG value of data available
- RXFifoNotEmpty
 - When '1' the RX Fifo is not empty.
 - When '0' the RX Fifo is empty
- LRXPaerFifoFull
 - When '1' the Left RX Fifo is not empty.
 - o When '0' the Left RX Fifo is empty
- RRXPaerFifoFull

iit

HPU Core 3.6 - User Guide

- When '1' the Right RX Fifo is not empty.
- When '0' the Right RX Fifo is empty
- AuxRXPaerFifoFull
 - When '1' the Aux RX Fifo is not empty.
 - When '0' the Aux RX Fifo is empty
- RXfifo>Threshold
 - When '1' the Infifo has more elements with respect the value written into Fifo Threshold register (FIFO_THRSH_REG).
 - When '0' the Infifo has lesse elements with respect the value written into Fifo Threshold register (FIFO_THRSH_REG.
- · Glbl Rx err ko
 - Global Rx err ko. (see [3] for further details)

It's an logic *or* between any unmasked errors detected on Left eye, Right eye and the number of errors in Aux interface overcoming the Aux Error counter threshold register (HSSAER_AUX_RX_ERR_THR_REG).

- Glbl Rx err rx
 - o Global Rx err rx. (see [3] for further details)


It's an logic *or* between any unmasked errors detected on Left eye, Right eye and the number of errors in Aux interface overcoming the Aux Error counter threshold register (HSSAER_AUX_RX_ERR_THR_REG).

- · Glbl Rx err to
 - Global Rx err to. (see [3] for further details)

It's an logic *or* between any unmasked errors detected on Left eye, Right eye and the number of errors in Aux interface overcoming the Aux Error counter threshold register (HSSAER_AUX_RX_ERR_THR_REG).

- · Glbl Rx err of
 - Global Rx err of. (see [3] for further details)

It's an logic *or* between any unmasked errors detected on Left eye, Right eye and the number of errors in Aux interface overcoming the Aux Error counter threshold register (HSSAER_AUX_RX_ERR_THR_REG).



- TxSpinnDump
 - When '0', the SpiNNlink TX is working
 - When '1', the SpiNNlink TX is "dumping" data
- LSpinnRxErr
 - When '0', the Left SpiNNlink RX is working
 - When '1', the Left SpiNNlink RX is receiving wrong symbols
- RSpinnRxErr
 - When '0', the Right SpiNNlink RX is working
 - When '1', the Right SpiNNlink RX is receiving wrong symbols
- AuxSpinnRxErr
 - When '0', the Aux SpiNNlink RX is working
 - When '1', the Aux SpiNNlink RX is receiving wrong symbols
- LSpinnParityErr
 - When '0', the Left SpiNNlink RX is working
 - When '1', the Left SpiNNlink RX is receiving packets with wrong parity


- RSpinnParityErr
 - o When '0', the Right SpiNNlink RX is working
 - o When '1', the Right SpiNNlink RX is receiving packets with wrong parity
- AuxSpinnParityErr

 - When '0', the Aux SpiNNlink RX is working
 When '1', the Aux SpiNNlink RX is receiving packets with wrong parity



4.8 IRQ Register (IRQ_REG)

When read, this register gives the status of the collected warning or errors signals. It is a Read/Set register, i.e., to clear the warning/error bit the user has to write '1' on the corresponding bit position.



| IRQ_I | REG (H | PUCore | Base + | - 0x1C) |) | | | | | | | Rese | t Value: | 0x0000 | 00000 |
|------------------|-----------------------------------|-----------------------------|-----------------------------|---------|---------------------------|--------------------------------|-----------------------|----------------------------------|-----------------------------|-----------------------------|----------------------------------|--------------------------|--------------------------|---------------------------------------|--------------------------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| | I | Reserveo | d | | AuxS pinn RxEr r | RSpi nnRx Err | LSpi nnRx Err | AuxS pinn Parit yErr | RSpi nnPa rityE rr | LSpi nnPa rityE rr | TxSp innD ump | Glbl RX err_ of | Glbl RX err_t o | Glbl RX err_r x | Glbl RX err_k o |
| | | | r/c | r/c | r/c | r/c | r/c | r/c | r/c | r/c | r/c | r/c | r/c | r/c | r/c |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RXFIFO > THRS | AUX RX PAER FIFO FULL | RRX PAER FIFO FULL | LRX PAER FIFO FULL | Rese | erved | RX FIFO Not Empt y | RxBu fferR eady | Time Stam p Wra pped | Rese rved | TX Data Full | TX Data Almo st Full | TX Data Empt y | RX Data Full | RX Data Almo st Empt y | RX Data Empt y |
| r/c | r/c | r/c | r/c | | | r/c | r/c | r/c | | r/c | r/c | r/c | r/c | r/c | r/c |

The meaning of the masked contributors of this register is the same of the RAW Status Register (STAT_RAW_REG).



4.9 Mask Register (MSK_REG)

This is the Mask register used to mask the contributors for the interrupt signal.

| MSK_ | REG (H | PUCore | Base - | + 0x20 |) | | | | | | | Rese | t Value: | 0x0000 | 00000 |
|------------------|-----------------------------------|-----------------------------|-----------------------------|--------|-------|--------------------------------|-----------------------|----------------------------------|--------------|--------------------|----------------------------------|--------------------------|--------------------------|---------------------------------------|--------------------------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| | | | | | Rese | erved | | | | | | Glbl RX err_ of | Glbl RX err_t o | Glbl RX err_t x | Glbl RX err_k o |
| | | | | | | | | | | | | r/w | r/w | r/w | r/w |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RXFIFO > THRS | AUX RX PAER FIFO FULL | RRX PAER FIFO FULL | LRX PAER FIFO FULL | Rese | erved | RX FIFO Not Empt y | RxBu fferR eady | Time Stam p Wra pped | Rese rved | TX Data Full | TX Data Almo st Full | TX Data Empt y | RX Data Full | RX Data Almo st Empt y | RX Data Empt y |
| r/w | r/w | r/w | r/w | | | r/w | r/w | r/w | | r/w | r/w | r/w | r/w | r/w | r/w |

The meaning of the masked contributors of this register is the same of the RAW Status Register (STAT_RAW_REG).

4.10 Wrapping TimeStamp Register (WRAPTimeStamp_REG)

This register is used to read how many times the internal 32bit counter of the TimeStamp module has wrapped its value. In case the user writes any value in this register, it will be cleared and also the internal 32bit counter of the TimeStamp module will be cleared.

| WRAP | TIMES | TAMP_ | REG (N | IEUELA | B Base | + 0x28 | 3) | | | | | Rese | t Value: | 0x000 | 00000 |
|------|----------------|-------|--------|--------|--------|--------|---------|----------|----|----|----|------|----------|-------|-------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| | Wrapping times | | | | | | | | | | | | | | |
| | r/c | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | | | | | | Wrappir | ng times | | | | | | | |

r/c





4.11 HSSAER STATus register (HSSAER_STAT_REG)

This is the HSSAER Status register.

| HSSAI | ER_STA | T_REG | (HPUC | ore Bas | se + 0x | 34) | | | | | | Rese | t Value: | 0x000 | 00000 |
|-------|--------|-------|-------|----------------------|----------------------|----------------------|----------------------|----|------|-------|----|----------------------|----------------------|----------------------|----------------------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| | Rese | rved | | Chan3 Aux run | Chan2 Aux run | Chan1 Aux run | Chan0 Aux run | | Rese | erved | | Chan3 TX run | Chan2 TX run | Chan1 TX run | Chan0 TX run |
| | | | | ro | ro | ro | ro | | | | | ro | ro | ro | Ro |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | Rese | rved | | Chan3 R RX run | Chan2 R RX run | Chan1 R RX run | Chan0 R RX run | | Rese | erved | | Chan3 L RX run | Chan2 L RX run | Chan1 L RX run | Chan0 L RX run |
| | | | | r٥ | r٥ | r٥ | r٥ | | | | | ro | r٥ | ro | ro |

The user can read the status of the 4 channels of Left Rx Eye, Right Rx Eye, Aux Rx or Tx channel.



4.12 HSSAER RX Error register (HSSAER_RX_ERR_REG)

This is the HSSAER Rx error register.

| HSSA | ER_RX_ | _ERR_R | REG (HP | UCore | Base + | 0x38) | | | | | | Rese | t Value: | 0x000 | 00000 |
|-------------------------|-------------------------|-------------------------|-------------------------|-------------------------|-------------------------|-------------------------|-------------------------|-------------------------|-------------------------|-------------------------|-------------------------|-------------------------|-------------------------|-------------------------|-------------------------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| Chan3 R RX err_of | Chan3 R RX err_to | Chan3 R RX err_rx | Chan3 R RX err_ko | Chan2 R RX err_of | Chan2 R RX err_to | Chan2 R RX err_rx | Chan2 R RX err_ko | Chan1 R RX err_of | Chan1 R RX err_to | Chan1 R RX err_rx | Chan1 R RX err_ko | Chan0 R RX err_of | Chan0 R RX err_to | Chan0 R RX err_rx | Chan0 R RX err_ko |
| ro |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Chan3 L RX err_of | Chan3 L RX err_to | Chan3 L RX err_rx | Chan3 L RX err_ko | Chan2 L RX err_of | Chan2 L RX err_to | Chan2 L RX err_rx | Chan2 L RX err_ko | Chan1 L RX err_of | Chan1 L RX err_to | Chan1 L RX err_rx | Chan1 L RX err_ko | Chan0 L RX err_of | Chan0 L RX err_to | Chan0 L RX err_rx | Chan0 L RX err_ko |
| ro |

The user can read the error contributors for Left and Right 4 channels. See [3].



4.13 HSSAER RX MSK register (HSSAER_RX_MSK_REG)

This is the HSSAER Rx mask register.

| HSSA | ER_RX_ | _MSK_F | REG (HI | PUCore | Base + | 0x3C) | | | | | | Rese | t Value: | 0x000 | 00000 |
|-------------------------|-------------------------|-------------------------|-------------------------|-------------------------|-------------------------|-------------------------|-------------------------|-------------------------|-------------------------|-------------------------|-------------------------|-------------------------|-------------------------|-------------------------|-------------------------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| Chan3 R RX err_of | Chan3 R RX err_to | Chan3 R RX err_rx | Chan3 R RX err_ko | Chan2 R RX err_of | Chan2 R RX err_to | Chan2 R RX err_rx | Chan2 R RX err_ko | Chan1 R RX err_of | Chan1 R RX err_to | Chan1 R RX err_rx | Chan1 R RX err_ko | Chan0 R RX err_of | Chan0 R RX err_to | Chan0 R RX err_rx | Chan0 R RX err_ko |
| rw |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Chan3 L RX err_of | Chan3 L RX err_to | Chan3 L RX err_rx | Chan3 L RX err_ko | Chan2 L RX err_of | Chan2 L RX err_to | Chan2 L RX err_rx | Chan2 L RX err_ko | Chan1 L RX err_of | Chan1 L RX err_to | Chan1 L RX err_rx | Chan1 L RX err_ko | Chan0 L RX err_of | Chan0 L RX err_to | Chan0 L RX err_rx | Chan0 L RX err_ko |
| rw |

The user can mask (writing 0) or not (writing 1) the corresponding contributors of error register. See [3].

rw

rw

rw

rw

4.14 RX Control register (RX_CTRL_REG)

This is the HSSAER Left and Right Rx control register.

| RX_C | TRL_RE | G (HPU | JCore B | ase + 0 | 0x40) | | | | | | | Rese | t Value: | 0x000 | 00000 |
|------|--|--------|---------|--------------|--------------|--------------|--------------|----|--------|-------|----|---------------|------------|-------------|--------------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| | Dana | | | RRX | HSSAEF | R Channe | el En | | Dana | | | RRX | RRX | RRX | RRX HSSAE |
| | Reserved Channel Chan | | | | | | | | Rese | ervea | | SpNNI nkEn | GTP En | PAER En | R En |
| | rw | | | | | | | | | | | rw | rw | rw | rw |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 15 | - 1 | 10 | | | | | | , | | | ' | | | | |
| | Rese | rved | | | HSSAER | Т | 1 | | Rese | rved | | LRX SpNNI | LRX GTP | LRX PAER | LRX HSSAE |
| | . (CSC | | | Channel 3 | Channel 2 | Channel 1 | Channel 0 | | . (CSC | | | nkEn | En | En | R En |

Where:

- LRX HSSAER Enable
 - When '0', the Left HSSAER interface is not enabled

rw

- When '1', the Left HSSAER interface is enabled
- LRX PAER Enable
 - When '0', the Left PAER interface is not enabled
 - When '1', the Left PAER interface is enabled
- LRX GTP Enable
 - When '0', the Left GTP interface is not enabled
 - When '1', the Left GTP interface is enabled
- LRX SpNNlnk Enable
 - When '0', the Left SpiNNlink interface is not enabled
 - o When '1', the Left SpiNNlink interface is enabled
- LRX HSSAER Channel Enable
 - o Write 1 in the corresponding channel to enable it
- RRX HSSAER Enable
 - When '0', the Right HSSAER interface is not enabled
 - When '1', the Right HSSAER interface is enabled
- RRX PAER Enable
 - When '0', the Right PAER interface is not enabled
 - When '1', the Right PAER interface is enabled
- RRX GTP Enable
 - When '0', the Right GTP interface is not enabled
 - When '1', the Right GTP interface is enabled
- RRX SpNNInk Enable
 - o When '0', the Right SpiNNlink interface is not enabled
 - When '1', the Right SpiNNlink interface is enabled
- RRX HSSAER Channel Enable
 - o Write 1 in the corresponding channel to enable it

4.15 TX Control register (TX_CTRL_REG)

This is the HSSAER Tx control register.

| TX_C | TRL_RE | G (HPL | JCore B | ase + 0 |)x44) | | | Reset ' | Value: 0 | x0000 | 0000 | | | | |
|-----------------------------|-----------------------------|--------|---------|--------------|--------------|--------------|--------------|---------|----------------------|-----------------------|-----------------------|---------------|-----------|------------|------------------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| | | | | | | | | | | | estamp election | | TX Timin | | |
| | • | • | • | | • | | | | | | | | r | W | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| TX timeout | TX Timing | TV T | iming | TX | HSSAER | Channe | l En | | Tx | Tx | Tx | TX | TX | TX | TX |
| counter rearm/s tatus | resync retrig/ status | 1 | ode | Channel 3 | Channel 2 | Channel 1 | Channel 0 | | Dest Switch En | Dest Switch (1) | Dest Switch (0) | SpNNI nkEn | GTP En | PAER En | HSSAE R En |
| rw | rw | r | W | | r | W | | | rw | rw | rw | rw | rw | rw | rw |

Where:

- TX Destination Switch Enable
 - When '0' the message is routed according to its two MSB bits:
 - 00 => the packet is sent to the parallel AER interface
 - 01 => the packet is sent to the HSSAER interface
 - 10 => the packet is sent to the SpiNNlink interface ----- it was: GTP driver interface
 - 11 => the packet is sent to all the interfaces: it is acknowledged
 - When '1' the message is routed according to TxDestSwitch(1:0)

Note: tied to '0' if IP doesn't have any TX interface

- TX Destination Switch
 - if TX Destination Switch Enable = '1',

wher

- 00 => the packet is sent to the parallel AER interface
 - 01 => the packet is sent to the HSSAER interface
 - 10 => the packet is sent to the SpiNNlink interface ----- it was: GTP driver interface
 - 11 => the packet is sent to all the interfaces: it is acknowledged
- if TX Destination Switch Enable = '0', it doesn't have effect

Note: tied to '0' if IP doesn't have any TX interface

- TX HSSAER Enable
 - When '0', the HSSAER interface is not enabled
 - o When '1', the HSSAER interface is enabled
- TX PAER Enable
 - o When '0', the PAER interface is not enabled
 - When '1', the PAER interface is enabled
- TX GTP Enable
 - When '0', the GTP interface is not enabled
 - o When '1', the GTP interface is enabled
- TX SpiNNlink Enable
 - When '0', the SpiNNlink interface is not enabled
 - $\circ\quad$ When '1', the SpiNNlink interface is enabled
- TX HSSAER Channel Enable
 - Write 1 in the corresponding channel to enable it

•

iit

HPU Core 3.6 - User Guide

- TX Timing Mode
 - o 00 : Delta Time mode: timestamp provided with data is the Delta Time since the last
 - o 01: ASAP Mode: timestam is ignored, and events are sent as-soon-as-possible
 - 10: Absolute Time Mode: timestamp provided with data is "absolute"
 - o 11 : Available for future use (if selected now, TX is stopped)
- TX Timing resync Retrig/Status
 - When read, it reports the Status of Resynchronization:
 - 1 = TX Timer is ready for resynchronization with new data;
 - 0 = TX Timer is evolving by its own;
 - Writing "1" force the TX timer to be ready for resynchronization, regardless timeout was or not reached;
 - Writing "0" does not have any effect.
- TX Timeout counter Rearm/Status
 - When read, it reports the Status of Timeout Counter:
 - 1 = Counting (it means that last event was sent and internal TX FIFO is void)
 - 0 = Stopped (it means that TX engine is processing data);
 - Writing "1" force a rearming of Timeout Counter (like an event was sent);
 - Writing "0" does not have any effect.
- TX Timing resync timeout selection
 - It permits to select the timeout value for a resynchronisation or disable the timeout counter
 - 0 = 1 ms
 - 1 = 5 ms
 - 2 =10 ms
 - 3 = 50 ms
 - 4 = 100 ms
 - 5 = 500 ms
 - 6 = 1 s
 - 7 = 2.5 s
 - 8 = 5 s
 - 9 = 10 s
 - A = 25 s
 - B = 50 s
 - C = 100 s (1m 40s)
 - D = 250 s (4m 10s)
 - E = 500 s (8m 20)
 - F = Timer disabled
- TX Timestamp Mask Selection
 - o It permits to select a Mask for TX internal Timestamp (be sure that it is big enough to contain the maximum delay between events, and lower than the mask of Data Timestamp)
 - $0 = 0 \times 000 \text{ FFFF} (20 \text{ bits})$
 - 1 = 0x00FFFFFF (24 bits)
 - 2 = 0x0FFFFFFF (28 bits)
 - 3 = 0xFFFFFFF (32 bits)



4.16 RX PAER Configuration register (RX_PAER_CFNG_REG)

This is the RX PAER configuration register.

| RX_P | AER_C | FNG_RE | EG (HPL | JCore B | Base + 0 | 0x48) | | | | | | Rese | t Value: | 0x020 | 00100 |
|------|-------|--------|---------|---------|----------|-------|----|----|----------|----|-------------------------------|----------|----------|------------------------------------|------------------------------------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| | | RXPA | AER Ack | release | Delay | | | | | RX | PAER Ac | s Set De | elay | | |
| | | | r | W | | | | | | | rv | V | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | RXPAI | ER Data | Sample | Delay | | | | Reserved | d | RXPAER ignore Fifo Full | Rese | erved | RXPAE R Ack Active Lvl | RXPAE R Req Active Lvl |
| | | | r | w | | | | | | | rw | | | rw | rw |

Where:

- RXPAER Req Active level
 - o When '0', the Request signal is active low
 - o When '1', the Request signal is active high
- RXPAER Ack Active level
 - When '0', the Acknowledge signal is active low
 - When '1', the Acknowledge signal is active high
- RX PAER ignore FIfo Full
 - When '0', the Fifo Full stops the acknowledge signal
 - When '1', the Fifo Full doesn't stop the acknowledge signal by acknowledging the request
- RXPAER Data Sample Delay
 - $\circ\quad$ This is the number of system clock used to sample the PAER address.
- RXPAER Ack Set Delay
 - o This is the number of system clock used to set the ACK signal after that the request becomes active.
- RXPAER Ack Release Delay
 - \circ This is the number of system clock used to release the ACK signal after that the request becomes active.

Please note that RXPAER Data Sample Delay, RXPAER Ack Set Delay and RXPAER Ack Release Delay must be different in values.

Please note that this register must be written before enabling the interface in RX Control register (RX_CTRL_REG) and/or AUXiliary RX Control register (AUX_RX_CTRL_REG)



4.17 TX PAER Configuration register (TX_PAER_CFNG_REG)

This is the TX PAER configuration register.

| TX_P | AER_CF | NG_RE | G (HPU | Core B | ase + 0 | x4C) | | | | | | Rese | t Value: | 0x000 | 00000 |
|------|--------|-------|--------|--------|---------|------|-------|-------|----|----|----|------|----------|------------------------------------|------------------------------------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| | | | | | | | Rese | erved | | | | | | | |
| | | | | | | | | | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | | | | | Rese | erved | | | | | | | TXPAE R Ack Active Lvl | TXPAE R Req Active Lvl |
| | | | | | | | | | | | | | | rw. | r\w |

Where:

- TXPAER Req Active level
 - When '0', the Request signal is active low
 - o When '1', the Request signal is active high
- TXPAER Ack Active level
 - When '0', the Acknowledge signal is active low
 - When '1', the Acknowledge signal is active high

Please note that this register must be set before to enabling the PAER interface (i.e.: before writing the TX Control register (TX_CTRL_REG)



#channels -1

SpNNI

nk

GTP

ro

PAER

ro

Reset Value: 0x0000????

HSSAE

R

ro

4.18 IP Configuration register (IP_CFNG_REG)

IP CFNG REG (HPUCore Base + 0x50)

#channels -1

This is the HPUCore configuration register. It shows how the HPUCore has been implemented in terms of features.

| | | - (| | | ,,,,, | | | | | | | | c value. | UNUUU | • |
|------|------|------------|-------|-----------|-----------|-----------|-----------|------|-------|-------|----|-----------|-----------|-----------|-----------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| | | | | | | | Rese | rved | | | | | | | |
| | | | | | | | | | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Rese | rved | TX HS | SSAER | HAS TX | HAS TX | Has TX | Has TX | Rese | erved | RX HS | | HAS RX | HAS RX | Has RX | Has RX |

HSSAE

R

PAER

Where:

- Has RX HSSAER
 - When '0', the IP doesn't have the RX HSSAER I/f

GTP

o When '0', the IP has the RX HSSAER I/f

SpNNI

- Has RX PAER
 - When '0', the IP doesn't have the RX PAER I/f
 - When '0', the IP has the RX PAER I/f
- Has RX GTP
 - When '0', the IP doesn't have the RX GTP I/f
 - o When '0', the IP has the RX GTP I/f
- Has RX SpiNNlink
 - When '0', the IP doesn't have the RX SpiNNlink I/f
 - When '0', the IP has the RX SpiNNlink I/f
- RX HSSAER #channels -1
 - This shows the number of channels of RX HSSAER I/f. For instance, if it is 2'b10, it means that the RX HSSAER interface has 3 channels
- Has TX HSSAER
 - When '0', the IP doesn't have the TX HSSAER I/f
 - o When '0', the IP has the TX HSSAER I/f
- Has TX PAER
 - When '0', the IP doesn't have the TX PAER I/f
 - o When '0', the IP has the TX PAER I/f
- Has TX GTP
 - When '0', the IP doesn't have the TX GTP I/f
 - When '0', the IP has the TX GTP I/f
- Has TX SpiNNlink
 - When '0', the IP doesn't have the TX SpiNNlink I/f
 - When '0', the IP has the TX SpiNNlink I/f
- RX HSSAER #channels -1
 - This shows the number of channels of RX HSSAER I/f. For instance, if it is 2'b10, it means that the RX HSSAER interface has 3 channels



4.19 Fifo Threshold register (FIFO_THRSH_REG)

This register contains the number of elements of the INFIFO after which the "RXFIFO > THRS" of the IRQ Register (IRQ_REG) bit goes high.

| FIFO_ | THRSH | I_REG (| HPUCo | re Base | + 0x5 | 4) | | | | | | Rese | t Value: | 0x000 | 00000 | | |
|-------|-------|---------|-------|---------|-----------------|----|----|----|----|----|----|------|----------|-------|-------|--|--|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | | |
| | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | |
| | | | | | | | | | _ | | | _ | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| | | | | | Threshold value | | | | | | | | | | | | |

r/w



4.20 LoopBack AUX Configuration (LPBK_AUX_CNFG_REG)

This register contains the configuration for the AUX interface loopback.

| LPBK_ | LPBK_AUX_CNFG_REG (HPUCore Base + 0x58) Reset Value: 0x00000000 | | | | | | | | | | | | | | | |
|-------|---|----|----|-----|------------------------|----|----|-----|------------------------|----|----|-----|------------------------|----|----|--|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | |
| | Reserved | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| AUX | AUX RX chan 3 LPB cnfg | | | | AUX RX chan 2 LPB cnfg | | | | AUX RX chan 1 LPB cnfg | | | | AUX RX chan 0 LPB cnfg | | | |
| r/w | | | | r/w | | | | r/w | | | | r/w | | | | |

The register is used in debug to test the connection. For further details, look at the RTL code.



4.21 Identification register (ID_REG)

This register contains the ID of the NeuElab.

| ID_R | EG (HPI | JCore E | Base + (| 0x5C) | | | | | | | | Re | eset Valu | ıe: 485 0 | 05535 |
|------|---------|---------|----------|------------|----|----|----|----|----|-----|----|------------|-----------|------------------|----------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| | | | ŀ | 1 | | | | | | | ı | Þ | | | |
| | | | r/ | ′ o | | | | | | | r, | ′ o | | | <u>_</u> |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | | ι | J | | | | | Ма | jor | | | Mir | nor | |
| | | | r/ | ′ o | | | | | r/ | o' | | | r/ | o′ | |

Minor = 6;

Major = 3;

4.22 AUXiliary RX Control register (AUX RX CTRL REG)

This is the Auxiliary Rx control register.

| AUX_F | RX_CTI | RL_REG | G (HPUC | Core Ba | se + 0x | (60) | | | | | | Rese | t Value: | 0x0000 | 00000 |
|-------|--------|--------|---------|---------|---------|------|----|----|----|----|----|------|----------|--------|-------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| | | | | | | | | | | | | | | | |

Reserved

rw

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|------|-------|----|----------------|-----------|---------|-----------------|---|------|-------|---|------------------------|------------------|-------------------|-------------------------|
| | Rese | erved | | AUX Channel | Channel 2 | Channel | el En Channel 0 | | Rese | erved | | AuxRX SpNNI nkEn | AUX GTP En | AUX PAER En | AUX HSSAE R En |
| | | | | | r | W | | | | | | | rw | rw | rw |

Where:

- AUX HSSAER Enable
 - When '0', the AUX HSSAER interface is not enabled
 - When '1', the AUX HSSAER interface is enabled
- AUX PAER Enable
 - o When '0', the AUX PAER interface is not enabled
 - When '1', the AUX PAER interface is enabled
- **AUX GTP Enable**
 - When '0', the AUX GTP interface is not enabled
 - When '1', the AUX GTP interface is enabled
- AUX SpiNNlink Enable
 - When '0', the AUX SpiNNlink interface is not enabled
 - When '1', the AUX SpiNNlink interface is enabled
- AUX HSSAER Channel Enable
 - o Write 1 in the corresponding channel to enable it



4.23 HSSAER AUX RX Error register (HSSAER_AUX_RX_ERR_REG)

This is the HSSAER Rx error register.

| HSSA | ER_AUX | K_RX_E | RR_RE | G (HPU | ICore B | ase + 0 |)x64) | | | | | Rese | t Value: | 0x000 | 00000 |
|------------------------------|------------------------------|------------------------------|------------------------------|------------------------------|------------------------------|------------------------------|------------------------------|------------------------------|------------------------------|------------------------------|------------------------------|------------------------------|------------------------------|------------------------------|------------------------------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Chan3 AUX RX err_of | Chan3 AUX RX err_to | Chan3 AUX RX err_rx | Chan3 AUX RX err_ko | Chan2 AUX RX err_of | Chan2 AUX RX err_to | Chan2 AUX RX err_rx | Chan2 AUX RX err_ko | Chan1 AUX RX err_of | Chan1 AUX RX err_to | Chan1 AUX RX err_rx | Chan1 AUX RX err_ko | Chan0 AUX RX err_of | Chan0 AUX RX err_to | Chan0 AUX RX err_rx | Chan0 AUX RX err_ko |
| ro |

The user can read the error contributors for the 4 channels of the AUX interface. See [3].



4.24 HSSAER AUX RX MSK register (HSSAER_AUX_RX_MSK_REG)

This is the HSSAER AUX Rx mask register.

| | HSSA | ER_AUX | K_RX_N | 1SK_RE | G (HPL | JCore B | ase + (| 0x68) | | | | | Rese | t Value: | 0x000 | 00000 |
|---|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|
| | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| | | | | | | | | | | | | | | | | |
| , | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | |
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | Chan3 AUX | Chan3 AUX | Chan3 AUX | Chan3 AUX | Chan2 AUX | Chan2 AUX | Chan2 AUX | Chan2 AUX | Chan1 AUX | Chan1 AUX | Chan1 AUX | Chan1 AUX | Chan0 AUX | Chan0 AUX | Chan0 AUX | Chan0 AUX |
| | RX err of | RX err to | RX err rx | RX err_ko | RX err_of | RX err_to | RX err_rx | RX err ko | RX err_of | RX err_to | RX err rx | RX err ko | RX err_of | RX err to | RX err rx | RX err_ko |
| ļ | | _ | | | | | | _ | | | _ | _ | | _ | _ | _ |
| | rw |

The user can mask (writing 0) or not (writing 1) the corresponding contributors of error register. See [3].

4.25 Aux Error counter threshold register (HSSAER_AUX_RX_ERR_THR_REG)

This is register is used for setting the threshold of the AUX Rx counter error.

As soon as the number of the corresponding error overcome the threshold here set, the interrupt related will be raised if opportunely masked.

| HSSA | ER_AUX | K_RX_E | RR_TH | R_REG | (HPUC | ore Ba | se + 0x | (6C) | | | | Rese | t Value: | 0x101 | 01010 |
|------|--------|--------|-----------|----------|-------|--------|---------|------|----|-----|-----------|----------|----------|-------|-------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| | | Nun | nber of A | AUX of e | error | | | | | Nur | nber of A | AUX to e | error | | |
| | | | r/ | W | | | | l | | | r/ | W | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | Nun | nber of A | AUX rx e | error | | | | | Num | ber of A | UX ko e | rrors | | |
| | | | r/ | W | | | | | | | r/ | W | | | |

- Number of AUX ko errors
 - o The number of ko errors which, if overcome, can raise an interrupt
- Number of AUX rx errors
 - o The number of rx errors which, if overcome, can raise an interrupt
- Number of AUX to errors
 - o The number of to errors which, if overcome, can raise an interrupt
- Number of AUX of errors
 - o The number of of errors which, if overcome, can raise an interrupt

4.26 Aux Error counter CH0 register (HSSAER_AUX_RX_ERR_CH0_REG)

This is register is used to read the number of errors occurred in \mbox{HSSAER} AUX channel 0 lines.

Reading this register we also clear it.

| HSSA | ER_AU) | K_RX_E | RR_CH | 0_REG | (HPUC | ore Ba | se + 0x | 70) | | | | Rese | t Value: | 0x000 | 00000 |
|------|--------|--------|-----------|----------|-------|--------|---------|-----|----|-----|----------|----------|----------|-------|-------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| | | Nun | nber of (| CH0 of e | error | | | | | Nur | nber of | CH0 to | error | | |
| | | | r/ | ′c | | | | | | | r | /c | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | Nun | nber of (| CH0 rx e | rror | | | | | Num | ber of C | CH0 ko e | errors | | |

r/c r/c

- Number of CH0 ko errors
 - o The number of ko errors
- Number of CH0 rx errors
 - o The number of rx errors
- Number of CH0 to errors
 - o The number of to errors
- Number of CH0 of errors
 - o The number of of errors

r/c

4.27 Aux Error counter CH1 register (HSSAER_AUX_RX_ERR_CH1_REG)

This is register is used to read the number of errors occurred in HSSAER AUX channel 1 lines.

Reading this register we also clear it.

| HSSA | ER_AUX | K_RX_E | RR_CH | 1_REG | (HPUC | ore Ba | se + 0x | 74) | | | | Rese | t Value: | 0x000 | 00000 |
|------|--------|--------|-----------|----------|-------|--------|---------|-----|----|-----|-----------|----------|----------|-------|-------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| | | Nun | nber of (| CH1 of e | error | | | | | Nur | nber of (| CH1 to e | error | | |
| | | | r/ | ′c | | | | | | | r, | /c | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | Nun | nber of (| CH1 rx e | error | | | | | Num | ber of C | H1 ko e | errors | | |

Number of CH1 ko errors

o The number of ko errors

r/c

• Number of CH1 rx errors

o The number of rx errors

• Number of CH1 to errors

o The number of to errors

• Number of CH1 of errors

o The number of of errors

4.28 Aux Error counter CH2 register (HSSAER_AUX_RX_ERR_CH2_REG)

This is register is used to read the number of errors occurred in HSSAER AUX channel 2 lines.

Reading this register we also clear it.

| HSSA | ER_AU | K_RX_E | RR_CH | 2_REG | (HPUC | ore Bas | se + 0x | 78) | | | | Rese | t Value: | 0x000 | 00000 |
|------|-------|--------|-----------|----------|-------|---------|---------|-----|----|-----|-----------|----------|----------|-------|-------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| | | Nun | nber of (| CH2 of e | error | | | | | Nur | nber of (| CH2 to e | error | | |
| | | | r/ | ′c | | | | | | | r, | /c | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | Nur | nber of (| CH2 rx e | error | | | | | Num | ber of C | :H2 ko e | rrors | | |
| | | | r/ | ′c | | | | | | | r, | /c | | | |

Number of CH2 ko errors

o The number of ko errors

• Number of CH2 rx errors

o The number of rx errors

• Number of CH2 to errors

o The number of to errors

• Number of CH2 of errors

o The number of of errors

4.29 Aux Error counter CH3 register (HSSAER_AUX_RX_ERR_CH3_REG)

This is register is used to read the number of errors occurred in HSSAER AUX channel 3 lines.

Reading this register we also clear it.

| HSSAI | ER_AUX | K_RX_E | RR_CH | 3_REG | (HPUC | ore Ba | se + 0x | 7C) | | | | Rese | t Value: | 0x000 | 00000 |
|-------|--------|--------|-----------|----------|-------|--------|---------|-----|----|-----|----------|----------|----------|-------|-------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| | | Nun | nber of (| CH3 of e | error | | | | | Nur | nber of | CH3 to 6 | error | | |
| | | | r/ | /c | | | | | | | r, | /c | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | Nun | nber of (| CH3 rx e | error | | | | | Num | ber of C | CH3 ko e | errors | | |

r/c

- Number of CH3 ko errors
 - o The number of ko errors

r/c

- Number of CH3 rx errors
 - o The number of rx errors
- Number of CH3 to errors
 - o The number of to errors
- Number of CH3 of errors
 - o The number of of errors



4.30 SpiNNlink Start command key (SPNN_START_KEY_REG)

This is register is used to define the Command Key that HPU Core expects to receive from SpiNNaker before starting to transmit Packets to it.

TX Spinnaker Module is in "dump mode" until the Key is received.

| SPNN | _STAR | Γ_KEY_ | REG (H | PUCore | Base · | + 0x80 |) | | | | | Rese | t Value: | 0x800 | 00000 |
|------|-------|--------|--------|--------|--------|----------|---------|--------------|---------|-----|----|------|----------|-------|-------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| | | | | | Va | lue of S | TART Co | mmand | Key (MS | SB) | | | | | |
| | r/w | | | | | | | | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | | | | Va | lue of S | TART Co | ommand | Key (LS | SB) | | | | | |
| | | | | | | | -1 | \\\ <i>I</i> | | | | | | | |

r/w

Value of START Command Key

NOTE: if both SPNN_START_KEY_REG and SPNN_STOP_KEY_REG are set to 0x00000000, the functionality is bypassed and TX interface is allowed to transmit despite of a START command has not be received.



4.31 SpiNNlink Stop command key (SPNN_STOP_KEY_REG)

This is register is used to define the Command Key that HPU Core expects to receive from SpiNNaker before stopping to transmit Packets to it.

TX Spinnaker Module is in "dump mode" after the Key is received.

| SPNN | _STAR | T_KEY_ | REG (H | PUCore | e Base | + 0x84 |) | | | | | Rese | t Value: | 0x400 | 00000 |
|------|-------|--------|--------|--------|--------|-----------|---------|-------|---------|----|----|------|----------|-------|-------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| | | | | | Va | alue of S | STOP Co | mmand | Key (MS | В) | | | | | |
| | r/w | | | | | | | | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | | | | V | alue of S | STOP Co | mmand | Key (LS | В) | | | | | |
| | | | | | | | -1 | 347 | | | | | | | |

r/w

Value of STOP Command Key

NOTE: if both SPNN_START_KEY_REG and SPNN_STOP_KEY_REG are set to 0x00000000, the functionality is bypassed and TX interface is allowed to transmit despite of a START command has not be received.



4.32 SpiNNlink TX Data Mask (SPNN_TX_MASK_REG)

This is register is used to define the mask applied to data that are to be transmitted to SpiNNaker.

The default value is 0x00FFFFFF

| SPNN_ | _TX_M | ASK_RE | G (HPL | JCore E | Base + (| 0x88) | | | | | | Res | et Value | : 0x00F | FFFFF |
|-------|-------|--------|--------|---------|----------|----------|---------|-------|---------|-----|----|-----|----------|---------|-------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| | | | | | Val | lue of S | TART Co | mmand | Key (MS | SB) | | | | | |
| | | | | | | | r/ | W | | | | | | | |
| | | | | | | | | | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | | | | Va | lue of S | TART Co | mmand | Key (LS | SB) | | | | | |

r/w

Value of START Command Key



4.33 SpiNNlink RX Data Mask (SPNN_RX_MASK_REG)

This is register is used to define the mask applied to data received from SpiNNaker.

Please note: the mask affect only data, and not commands (i.e. START and STOP commands)

The default value is 0x00FFFFFF

| SPNN | _RX_M | ASK_R | EG (HP | UCore E | Base + | 0x8C) | | | | | | Rese | et Value | : 0x00F | FFFFF |
|------|-------|-------|--------|---------|--------|-----------|---------|-------|---------|----|----|------|----------|---------|-------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| | | | | | Va | lue of S | TOP Co | mmand | Key (MS | B) | | | | | |
| | | | | | | | r/ | W | | | | | | | |
| | | | | | | | | | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | | | | Vā | alue of S | STOP Co | mmand | Key (LS | В) | | | | | |

r/w

Value of STOP Command Key



Reset Value: 0x00FFFFFF

4.34 SpiNNlink Control Register (SPNN CTRL REG)

This is register is used to define some specific controls dedicated to SpiNNaker link.

The default value is 0x00000000

| SPNN | CTRL | REG (| (HPUCore | Base + | 0x90) |
|---------|------|--------|----------|--------|---------------|
| 21 1414 | CIIL | IVEO I | | Dasc I | U AJU, |

| 31 | 30 | 29 | 28 | 2/ | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 1/ | 16 |
|----|----|----|--------|---------|----|----|-------|----|----|----|-------|-------|-----|----|-------|
| | | R) | K LEFT | SpiNNli | nk | | | | | RX | RIGHT | SpiNN | ink | | |
| | | | | | | | CTADT | | | | | | | | CTADT |

| KX LEFT S | PHNINITIK | KX | KIGHT SPINININK | |
|-----------|-----------|----|-----------------|--------|
| | START | | | START |
| | STOP | | | STOP |
| | key | | | key |
| | enable | | | enable |
| | r/ | W | | |

| | | V ALIV (| ~:NINII: | ماد | | | TV Cn | MMIIII | | |
|--|---|----------|----------|-----|-------|--|--------|----------|--|--|
| | K | | SpiNNlir | 1K | | | TX SPI | ININIINK | | |
| | | | | | CTADT | | | | | |

| R | X AUX S | SpiNNlir | nk | | | TX Spi | NNlink | | | |
|---|---------|----------|----|--------------------------------|--|--------|--------|---------------|----------------|------------------------|
| | | | | START STOP key enable | | | | Force STOP | Force START | Time out Disable |

r/w

TX SpiNNlink Timeout disable

When a packet transmission is in progress, a timeout counter monitors the activity of acknowledge signal from SpiNnaker, and -if enabled- set the "dump mode" when after 128 clock cycles (1.28 us) there isn't any

- When "0" the timeout counter is enabled 0
- When "1" the timeout counter is disabled
- TX SpiNNlink Force START (Write and Clear bit)
 - When a "1" is wrote, the TX stage is forced to Start operations even if START command has not been received from SpiNNaker. Note that the bit clears itself immediately, and the command acts even if bits 8, 16 or 24 are set to "1".
- TX SpiNNlink Force STOP
 - When a "1" is wrote, the TX stage is forced to Stop operations even if STOP command has not been received from SpiNNaker. Note that the bit clears itself immediately, and the command acts even if bits 8, 16 or 24 are set to "1".
- RX AUX SpiNNlink START/STOP Key Command Enable
 - When "1", RX stage is allowed to recognize START and STOP Commands from SpiNNaker.
- RX RIGHT SpiNNlink START/STOP Key Command Enable
 - When "1", RX stage is allowed to recognize START and STOP Commands from SpiNNaker.
- RX LEFT SpiNNlink START/STOP Key Command Enable
 - When "1", RX stage is allowed to recognize START and STOP Commands from SpiNNaker.

4.35 SpiNNlink Status Register (SPNN_STATUS_REG)

This is register is used to report some specific status related to SpiNNaker link.

| SPNN | _RX_M | ASK_RE | G (HPL | JCore B | ase + | 0x94) | | | | | | Res | et Value | e: 0x00 | FFFFFF |
|------|-------|--------|---------|----------|-------|-----------------|-------------|----|----|----|--------|--------|----------|-----------------|---------------------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| | | R) | X LEFT | SpiNNli | nk | | | | | RX | RIGHT | SpiNNI | ink | | |
| | | | | | | Parity Error | Rx Error | | | | | | | Parity Error | Rx Error |
| | | | | | | | ı | r | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | R | X AUX : | SpiNNlir | ٦k | | | | | | TX Spi | NNlink | | | |
| | | | | | | Parity Error | Rx Error | | | | | | | Offload | Link Time out |

TX SpiNNlink Link Timeout

When a packet transmission is in progress, a timeout counter monitors the activity of acknowledge signal from SpiNnaker, and –if enabled- set the "dump mode" when after 128 clock cycles (1.28 us) there isn't any response.

r

- When "1" the timeout counter reached the end
- TX SpiNNlink Offload
 - When "1" SpiNNlink is in Offload Dump Mode because START command has not been received/forced or STOP command has been received/forced
- RX AUX SpiNNlink Rx Error
 - o When '0', the Aux SpiNNlink RX is working
 - When `1', the Aux SpiNNlink RX is receiving wrong symbols
- RX AUX SpiNNlink Parity Error
 - When '0', the Aux SpiNNlink RX is working
 - When '1', the Aux SpiNNlink RX is receiving packets with wrong parity
- RX Right SpiNNlink Rx Error
 - o When '0', the Right SpiNNlink RX is working
 - When '1', the Right SpiNNlink RX is receiving wrong symbols
- RX Right SpiNNlink Parity Error
 - When '0', the Right SpiNNlink RX is working
 - o When '1', the Right SpiNNlink RX is receiving packets with wrong parity
- RX Left SpiNNlink Rx Error
 - When '0', the Left SpiNNlink RX is working
 - When '1', the Left SpiNNlink RX is receiving wrong symbols
- RX Left SpiNNlink Parity Error
 - When '0', the Left SpiNNlink RX is working
 - When '1', the Left SpiNNlink RX is receiving packets with wrong parity



4.36 TLAST TIMEOUT Register (TLASTTO_REG)

This register is used to issue a premature end of an Axistream burst. When the time counted by this register expires and at least a couple of data have been trasferred, a dummy data (0xF0CACC1A) is sent as last data of the burst. In this way we can perform a premature end of an axistream burst. This is useful to decrease the latency in DMA responsiveness.

| TLAST | TO_RE | G (HPU | Core B | ase + 0 | XAO) | | | | | | | Rese | t Value: | 0x000 | 10000 |
|-------|-------|--------|-----------|----------|-----------|----------|---------|-----------|---------|----------|-----------|-----------|----------|-------|-------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| | | Numbe | er of clo | ck perio | d to peri | form a p | rematur | e Axistre | eam bur | st end d | uring a ` | `slow" tr | ansfer | | |
| | r/w | | | | | | | | | | | | | | |
| | | 4.0 | 4.0 | | 10 | | | _ | | _ | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | / | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | Numbe | er of clo | ck perio | d to per | form a p | rematur | e Axistre | eam bur | st end d | uring a ` | `slow" tr | ansfer | | |

r/w

Doc Revision: A Page 52/56



4.37 TLAST Counter Register (TLASTCNT_REG)

This register is used to read the number of valid Tlast Axistream events that the HPU has performed.

| TLAST | CNT_R | EG (HP | UCore | Base + | 0xA4) | | | | | | | Rese | t Value: | 0x000 | 00000 |
|-------|-------|--------|-------|--------|-------|--------|----------|----------|----------|----|----|------|----------|-------|-------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| | | | | | ١ | Number | of Tlast | events i | n RX Fif | 0 | | | | | |
| | | | | | | | r, | /o | | | | | | | |
| | | | | | | | | | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | | | | N | Number | of Tlast | events i | n TX Fif | 0 | | | | | |

r/o



4.38 TData Counter Register (TDATACNT_REG)

This register is used to read the number of valid Axistream DATA that the HPU has performed.

| TDATA | ACNT_F | REG (HF | UCore | Base + | 0xA8) | | | | | | | Rese | t Value: | 0x000 | 00000 |
|----------|--------|---------|-------|--------|-------|--------|---------|-----------|----------|----|----|------|----------|-------|-------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| | | | | | N | lumber | of TDAT | A valid i | n RX Fif | O | | | | | |
| <u> </u> | r/o | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | | | | N | lumber | of TDAT | A valid i | n TX Fif | 0 | | | | | |

r/o





5 References

- [1] ARM AMBA AXI protocol v2.0
- [2] "Combining the ADS1202 with an FPGA Digital Filter for Current Measurement in Motor Control Applications", Texas Instruments, Application Report SBAA094 June 2003.
- [3] "Asynchronous DC-Free Serial Protocol for Event-Based AER Systems", P. Motto Ros, M. Crepaldi, C. Bartolozzi and D. Demarchi, 2015 IEEE International Conference on Electronics, Circuits, and Systems (ICECS)



6 <u>Appendixes</u>

6.1 Axistream ASM

