

HVPS V3 Controller

Preliminary Design Review

Everett Penne, Feb 26 '26


Requirements

- Maintain & improve upon V2 controller functionality
 - 3-phase PWM near 20kHz
 - More adjustable dead time
 - Better output on/off control
- Improved EMI compatibility
 - MCU directly on-board
 - Increased digital & analog I/O protection


MCU Selection

STM32G474QET6

- 170 MHz clock (V2 STM32L4 has 80MHz clock)
- HRTIM functionality
 - 12 HR PWM outputs configurable for up to 6 complementary PWM outputs (eg: A, AN, B, BN, C, CN)
- Multiple 12-bit ADCs (we need 8 channels)
- 107 available GPIO pins (including ADC & Timer pins)
- 3 full USART serial communication channels



V2 PWM Imperfections



Pk-Pk	2.77083V	Top	2.20625V	Base	10.42mV	Amplitude	2.19583V	
Mean	334.2974mV	Stdev	783.4391mV	FOV	20.114%	ROV	1.139%	
Period	51.5370us	Freq	19.40354kHz	10-90%Rise	22.2ns	90-10%Fall	13.0ns	

C1	DC1M	C2	DC1M	C3	DC1M		Timebase	Trigger	C1 DC	 	
10X	1.00V/	10X	2.00V/	10X	2.00V/		-221us	100us/div	Normal		1.33V
FULL	0.00V	FULL	0.00V	FULL	0.00V		500kpts	500MSa/s	Edge		Rising

HRTIM (High-Resolution Timer)






Figure 244. High-resolution timer block diagram



Better Output On/Off Control


- Connect PWM Fiber Output Gate Driver enable to pin + pull-down resistor on MCU
- Adds option to directly gate output with software



GDStatus Fault Handling




Many options now available

- Select for normally high, low or bypass
- Software fault disable available as well
- Fault handling is physically configurable





Improved EMI Compatibility


- MCU will be soldered directly to the board
 - No more nucleo board (reduced loop area for all MCU nets)
- Nearly all digital & analog outputs are filtered (exception for programming ports)






V2 Actual vs V3 Model

Layout









Other features not mentioned

- Potential to program over ethernet (the hardware is designed in, so this is theoretically possible)
- Dedicated fiber optic ENABLE
- Fiber optic BOOT0 signal (allows for MCU reset with fiber optic signal)
- Dedicated fiber optic channels for serial communication
 - No more designing extra boards to handle this
- Physical hardware is reconfigurable to free up paired PWM fiber outputs for unique purposes
 - Increases flexibility and application for other areas of the lab

Unknowns/Possible Issues

- No built-in ST-LINK
 - Have not attempted programming an MCU using external ST-LINK
 - Design follows ST Application Note 5093 section 6
- HRTIM is designed for 3-phase motor control, power conversion, etc
 - Programming should be simpler than V2 controller, but needs to be put into practice
- PCB design is extremely complicated

HAVE A QUESTION?

I have an answer, let's see if they match!