## Lab 5

Author: Everett Periman

## Part A(1):

```
57 # Add IQ, LQ, and RDB entrie parameters (Lab5)
58 parser.add_argument("--iq_entries", help="Number of instruction queue entries.
Default: 64.") # Param.Unsigned
59 parser.add_argument("--lq_entries", help="Number of load queue entries. Default:
32.") # Param.Unsigned
60 parser.add_argument("--rob_entries", help="Number of reorder buffer entries.
Default: 192.") # Param.Unsigned
    62 options = parser.parse_args()
   64 """
65 Insert new logic to modify the CPU properties
    66 """
67 if options.iq_entries:
  68     system.cpu.numIQEntries = options.iq_entries
69 if options.lq_entries:
    system.cpu.numROBEntries = options.rob_entries
  74 """
75 Inserting the new cache code here
76 ""
77 If Create the new L1 caches
78 system.cpu.icache = L1TCache(options)
79 system.cpu.dcache = L1DCache(options)
80
81 If Attach the new caches to the cpu
82 system.cpu.icache.connectCPU(system.cpu)
83 system.cpu.dcache.connectCPU(system.cpu)
84
    84
85 # Create a system wide memory bus
    86 #system.membus = SystemXBar()
  88 # These lines were removed when the new caches were added
89 # If there are no caches then the I-cache and the D-cache are connected directly to
the membus
90 # This example has no caches
91 # Mystem.cpu.icache_port = system.membus.cpu_side_ports
92 # Bystem.cpu.dcache_port = system.membus.cpu_side_ports
93
94 """
95 Inserting the new cache code here
96 """
    97 system.l2bus = L2XBar()
 99 system.cpu.icache.connectBus(system.12bus)
100 system.cpu.dcache.connectBus(system.12bus)
  101
  102 system.12cache = L2Cache(options)
 103 system.12cache.connectCPUSideBus(system.12bus)
 104 system.membus = SystemXBar()
105 system.l2cache.connectMemSideBus(system.membus)
186 # Need to connect a special port to the membus, this port allows the sys to read/write to memory bus
188 # Need to connect a special port to the membus, this port allows the sys to read/write to memory
199 # Connecting PIO and interrupt ports to the membus is an X86 requirement
110 system.cpu.createInterruptController()
111 system.cpu.interruptSi0l.oio = system.membus.mem side ports
```

```
112 system.cpu.interrupts[0].int_requestor = system.membus.cpu_side_ports
113 system.cpu.interrupts[0].int_responder = system.membus.mem_side_ports
114
115 system.system_port = system.membus.cpu_side_ports
116
117 # Need to create a memory controller and connect it to the membus
118 # We are using a simple DDR3 controller
119 system.mem_ctrl = MemCtrl()
120 system.mem_ctrl.dram = DDR3_1600_8x8()
121 system.mem_ctrl.dram.range = system.mem_ranges[0]
122 system.mem_ctrl.port = system.membus.mem_side_ports
123
124 # Moved the binary selection code to the command line
125 if options.binary:
126
       binary = options.binary
127 else:
128
       binary = "hello"
129
130 # for gem5 V21 and beyond
131 system.workload = SEWorkload.init_compatible(binary)
132
133 process = Process()
134 process.cmd = [binary]
135 system.cpu.workload = process
136 system.cpu.createThreads()
137
138 # Instatiate the simulation and begin execution
139 root = Root(full_system = False, system = system)
140 m5.instantiate()
141
142 # Start the simulation
143 print("Beginning simulation!")
144 exit_event = m5.simulate()
145
146 # Inspect the state of the system after simulation
147 print('Exiting @ tick {} because {}'
148
         .format(m5.curTick(), exit_event.getCause()))
149
```

## Part A(2):

numIQEntries	Number of ticks
1	1740727000
32	215399000
48	191046000
64	187681000
96	187681000
128	187681000

<b>LQEntries</b>	Number of ticks
1	999611000
16	221875000
24	194339000
32	187681000
48	187549000
64	187549000

numROBEntries	Number of ticks
1	3150472000
48	247485000
96	197370000
192	187681000
288	187549000
384	187549000

Part B(1):

ABC	Number of ticks
000	196777000
001	199791000
010	196872000
100	207582000
101	211481000
011	200191000
110	207844000
111	211617000

The negative effects of repeatedly having to load in larger arrays can be shown by these results. In the regular mode of operation (000) NRA is used to iterate over NCA for matrix A. This would result in loading 12 items from memory for each iteration of NRA. When it is inverted this requires the loading of 60 items for each iteration. This is significantly more expensive, and it is shown in the significant slow downs when A or C are reversed. When B is reversed the impact on performance is significantly less than A or C due to the similar size of the array lengths (12 vs 10) that are being swapped.

Part B(2):

<b>Optimization Level</b>	Number of ticks
00	196777000
01	121770000
02	106493000
O3	103301000

The optimizations seem to have a significant positive affect in reducing the Number of ticks.