

Lab 5

Author: Everett Periman

Part A(1):

```
1 from m5.objects import *
2 from caches import *
3 import m5
4
5 # Added Argparse for Lab4 to support cache changes from the terminal
6 import argparse
7
8 """
9 SETUP NOTES
10 Our configuration script is going to model a very simple system.
11 We'll have just one simple CPU core.
12 This CPU core will be connected to a system-wide memory bus.
13 And we'll have a single DOR3 memory channel, also connected to the memory bus.
14 """
15
16 """
17 Useful Terminal Commands for this lab
18
19 1. This is used to recompile the modified hello.c file
20 gcc -O0 -std=c99 -static -o a.out hello.c
21 2. This is how to run the simple.py program
22 .././././build/X86/gem5.opt simple.py
23 """
24
25 # Create the parent for all of the children objects of the system
26 # This is creating the system as a whole and defines several characteristics
27 system = System()
28
29 # Setup the clock domain using the default value
30 # Setup the clock freq as 1GHz
31 # Setup the voltage domain as the default value
32 system.clk_domain = SrcClockDomain()
33 system.clk_domain.clock = '1GHz'
34 system.clk_domain.voltage_domain = VoltageDomain()
35
36 # Setup the system using the timing memory mode, this is the most commonly used
37 # memory mode except
38 # for when fast-forwarding or restoring a simulation
39 # Define the memory range to be 512MB
40 system.mem_mode = 'timing'
41 system.mem_ranges = [AddrRange('512MB')]
42
43 # TimingSimpleCPU is the simplest cpu in gem5, this model executes each instruction
44 # in a single clock cycle
45 # Changed to the O3CPU (Lab5)
46 system.cpu = O3CPU()
47
48 """
49 Inserting the new cache argparse code (Lab4)
50 """
51 parser = argparse.ArgumentParser(description='A simple system with 2-level cache.')
52 parser.add_argument("--binary", default="", nargs="?", type=str, help="Path to the binary to execute.")
53 parser.add_argument("--l1i_size", help="L1 instruction cache size. Default: 16kB.")
54 parser.add_argument("--l1d_size", help="L1 data cache size. Default: 64kB.")
55 parser.add_argument("--l2_size", help="L2 cache size. Default: 256kB.")
56 parser.add_argument("--l1i_assoc", help="L1I Association Parameter. Default: 2.")
57
58 # Add IQ, LQ, and ROB entrie parameters (Lab5)
59 parser.add_argument("--iq_entries", help="Number of instruction queue entries. Default: 64.") # Param.Unsigned
60 parser.add_argument("--lq_entries", help="Number of load queue entries. Default: 32.") # Param.Unsigned
61 parser.add_argument("--rob_entries", help="Number of reorder buffer entries. Default: 192.") # Param.Unsigned
62
63 options = parser.parse_args()
64
65 """
66 Insert new logic to modify the CPU properties
67 """
68 if options.iq_entries:
69     system.cpu.numIQEntries = options.iq_entries
70 if options.lq_entries:
71     system.cpu.lqEntries = options.lq_entries
72 if options.rob_entries:
73     system.cpu.numROBEntries = options.rob_entries
74
75 """
76 Inserting the new cache code here
77 """
78 # Create the new L1 caches
79 system.cpu.l1cache = L1ICache(options)
80 system.cpu.dcache = L1DCache(options)
81
82 # Attach the new caches to the cpu
83 system.cpu.l1cache.connectCPU(system.cpu)
84 system.cpu.dcache.connectCPU(system.cpu)
85
86 # Create a system wide memory bus
87 #system.membus = SystemXBar()
88
89 # These lines were removed when the new caches were added
90 # If there are no caches then the I-cache and the D-cache are connected directly to the membus
91 # This example has no caches
92 #system.cpu.l1cache_port = system.membus.cpu_side_ports
93 #system.cpu.dcache_port = system.membus.cpu_side_ports
94
95 """
96 Inserting the new cache code here
97 """
98 system.l2bus = L2XBar()
99
100 system.cpu.l1cache.connectBus(system.l2bus)
101 system.cpu.dcache.connectBus(system.l2bus)
102
103 system.l2cache = L2Cache(options)
104 system.l2cache.connectCPUSideBus(system.l2bus)
105 system.membus = SystemXBar()
106 system.l2cache.connectMemSideBus(system.membus)
107
108 # Create an IO controller on the CPU and connect it to the memory bus
109 # Need to connect a special port to the membus, this port allows the sys to read/write to memory
110 # Connecting PIO and interrupt ports to the membus is an X86 requirement
111 system.cpu.createInterruptController()
112 system.cpu.interrupts[0].pio = svsystem.membus.mem_side_ports
```

```

112 system.cpu.interrupts[0].int_requestor = system.membus.cpu_side_ports
113 system.cpu.interrupts[0].int_responder = system.membus.mem_side_ports
114
115 system.system_port = system.membus.cpu_side_ports
116
117 # Need to create a memory controller and connect it to the membus
118 # We are using a simple DDR3 controller
119 system.mem_ctrl = MemCtrl()
120 system.mem_ctrl.dram = DDR3_1600_8x8()
121 system.mem_ctrl.dram.range = system.mem_ranges[0]
122 system.mem_ctrl.port = system.membus.mem_side_ports
123
124 # Moved the binary selection code to the command line
125 if options.binary:
126     binary = options.binary
127 else:
128     binary = "hello"
129
130 # for gem5 V21 and beyond
131 system.workload = SEWorkload.init_compatible(binary)
132
133 process = Process()
134 process.cmd = [binary]
135 system.cpu.workload = process
136 system.cpu.createThreads()
137
138 # Instantiate the simulation and begin execution
139 root = Root(full_system = False, system = system)
140 m5.instantiate()
141
142 # Start the simulation
143 print("Beginning simulation!")
144 exit_event = m5.simulate()
145
146 # Inspect the state of the system after simulation
147 print('Exiting @ tick {} because {}'.format(m5.curTick(), exit_event.getCause()))
148
149

```

Part A(2):

numIQEntries	Number of ticks
1	1740727000
32	215399000
48	191046000
64	187681000
96	187681000
128	187681000

LQEntries	Number of ticks
1	999611000
16	221875000
24	194339000
32	187681000
48	187549000
64	187549000

numROBEntries	Number of ticks
1	3150472000
48	247485000
96	197370000
192	187681000
288	187549000
384	187549000

Part B(1):

A B C	Number of ticks
0 0 0	196777000
0 0 1	199791000
0 1 0	196872000
1 0 0	207582000
1 0 1	211481000
0 1 1	200191000
1 1 0	207844000
1 1 1	211617000

The negative effects of repeatedly having to load in larger arrays can be shown by these results. In the regular mode of operation (000) NRA is used to iterate over NCA for matrix A. This would result in loading 12 items from memory for each iteration of NRA. When it is inverted this requires the loading of 60 items for each iteration. This is significantly more expensive, and it is shown in the significant slow downs when A or C are reversed. When B is reversed the impact on performance is significantly less than A or C due to the similar size of the array lengths (12 vs 10) that are being swapped.

Part B(2):

Optimization Level	Number of ticks
O0	196777000
O1	121770000
O2	106493000
O3	103301000

The optimizations seem to have a significant positive affect in reducing the Number of ticks.