











DRV8800, DRV8801

SLVS855J-JULY 2008-REVISED MARCH 2015

DRV880x DMOS Full-Bridge Motor Drivers

Features

- H-Bridge Motor Driver
- Low R_{DS(on)} MOSFETs (0.4-Ω Typical)
- Low-Power Sleep Mode
- 100% PWM Supported
- 8-V to 36-V Operating Supply Voltage Range
- Thermally Enhanced Surface-Mount Package
- **Protection Features:**
 - VBB Undervoltage Lockout (UVLO)
 - Charge Pump Undervoltage (CPUV)
 - Overcurrent Protection (OCP)
 - Short-to-Supply Protection
 - Short-to-Ground Protection
 - Overtemperature Warning (OTW)
 - Overtemperature Shutdown (OTS)
 - Fault Condition Indication Pin (nFAULT)

Applications

- **Printers**
- Industrial Automation
- Robotics

3 Description

The DRV880x provides a versatile motor driver solution with a variety of capabilities. The device contains a full H-bridge which can be used to drive a brushed DC motor, one winding of a stepper motor, or other devices such as solenoids. A simple PHASE-ENABLE interface allows easy interfacing to controller circuits.

The output stages use N-channel power MOSFETs configured as an H-bridge. The DRV880xis capable of peak output currents up to ±2.8 A and operating voltages up to 36 V. An internal charge pump generates the needed gate drive voltages.

A low-power sleep mode is provided which shuts down internal circuitry to achieve a very low quiescent current draw. This sleep mode can be set using a dedicated nSLEEP pin.

Internal protection functions are provided for undervoltage, charge pump fault, overcurrent, shortto-supply, short-to-ground, and overtemperature. Fault conditions are indicated through the nFAULT pin.


The DRV880x is packaged in a 16-pin WQFN package with PowerPAD™ (Eco-friendly: RoHS & no Sb/Br).

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
DRV8800	HTSSOP (16)	5.00 mm × 4.40 mm
DK V 0000	WQFN (16)	4.00 mm × 4.00 mm
DD\/0004	HTSSOP (16)	5.00 mm × 4.40 mm
DRV8801	WQFN (16)	4.00 mm × 4.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

4 Simplified Schematic



Page



Table of Contents

1	Features 1		9.3 Feature Description	11
2	Applications 1		9.4 Device Functional Modes	13
3	Description 1	10	Application and Implementation	15
4	Simplified Schematic 1		10.1 Application Information	15
5	Revision History2		10.2 Typical Application	15
6	Pin Configuration and Functions	11	Power Supply Recommendations	19
7	Specifications5		11.1 Bulk Capacitance	19
•	7.1 Absolute Maximum Ratings 5	12	Layout	20
	7.2 ESD Ratings		12.1 Layout Guidelines	20
	7.3 Recommended Operating Conditions		12.2 Layout Example	20
	7.4 Thermal Information	13	Device and Documentation Support	<mark>2</mark> 2
	7.5 Electrical Characteristics		13.1 Related Links	22
	7.6 Typical Characteristics		13.2 Trademarks	22
8	Parameter Measurement Information 8		13.3 Electrostatic Discharge Caution	22
9	Detailed Description		13.4 Glossary	22
3	9.1 Overview	14	Mechanical, Packaging, and Orderable Information	22
	9.2 Functional Block Diagrams 10			

5 Revision History

Changes from Revision I (January 2014) to Revision J									
	Added ESD Patings table	Feature Description section	Device Functional Modes	Application and Imple					

Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section


Changes from Revision H (November 2013) to Revision I Added I_{OCP} to ELECTRICAL CHARACTERISTICS Changed Figure 5

CI	ranges from Revision G (October 2013) to Revision H					
•	Changed maximum junction temperature from 190°C to 150°C	5				
•	Changed VTRP description/test conditions	6				
•	Changed Protection Circuitry section	6				

Submit Documentation Feedback



6 Pin Configuration and Functions





Pin Functions

NAME	DR\	/8800	DR\	/8801	1/0	DESCRIPTION	
NAME	WQFN	HTSSOP	WQFN	HTSSOP			
CP1	10	11	10	11	Р	Charge pump switching node. Connect a 0.1-µF X7R ceramic capacitor rated for VBB between CP1 and CP2.	
CP2	11	12	11	12	Р	Charge pump switching node. Connect a 0.1-µF X7R ceramic capacitor rated for VBB between CP1 and CP2.	
ENABLE	4	6	4	6	I	Enable logic input. Set high to enable the H-bridge.	
GND	2	4	2	4	Р	Device ground	
MODE	16	2	_	_	ı	Mode logic input	
MODE 1	_	_	16	2	I	Mode logic input	
MODE 2	_	_	5	16	ı	Mode 2 logic input	
NC	5	16	_	_	NC	No connect	
nFAULT	15	1	15	1	OD	Pulled logic low in FAULT condition. Open-drain output requires external pullup.	
nSLEEP	3	5	3	5	ı	Sleep logic input. Set low to enter low-power sleep mode.	
OUT+	6	7	6	7	0	DMOS H-bridge output. Connect to motor terminal.	
OUT-	9	10	9	10	0	DMOS H-bridge output. Connect to motor terminal.	
PHASE	1	3	1	3	I	WQFN Package: Phase logic input for direction control. HTSSOP Package: Phase logic input. Controls the direction of the H-bridge.	
VBB	8	9	8	9	Р	Connect to motor power supply. Bypass to ground with 0.1-µF ceramic capacitor and appropriate bulk capacitance rated for VBB.	
VCP	13	14	13	14	Р	Charge pump output. Connect a 0.1-µF 16-V ceramic capacitor between VCP and VBB.	
VREG	14	15	_	_	Р	Regulated voltage.	
VPROPI	_	_	14	15	0	Voltage output proportional to winding current.	
PowerPAD	_	_	_	_	_	Exposed pad for thermal dissipation. Connect to ground.	

Submit Documentation Feedback

Copyright © 2008–2015, Texas Instruments Incorporated



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
VBB	Load supply voltage ⁽²⁾	-0.3	40	V
	Output current	-2.8	2.8	Α
V _{Sense}	Sense voltage	-500	500	mV
	VBB to OUTx		36	V
	OUTx to SENSE		36	V
VDD	Logic input voltage ⁽²⁾	-0.3	7	V
	Continuous total power dissipation	See Therma	I Information	
T _A	Operating free-air temperature	-40	85	°C
TJ	Maximum junction temperature		150	°C
T _{stg}	Storage temperature	-40	125	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (1)	±2000	
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	±500	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
V _{IN}	Input voltage, VBB	8	32	38	٧
T _A	Operating free-air temperature	-40		85	°C

7.4 Thermal Information

		DRY		
	THERMAL METRIC ⁽¹⁾	RTY (WQFN)	PWP (HTSSOP)	UNIT
		16 PINS	16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	38.1	43.9	
R ₀ JC(top)	Junction-to-case (top) thermal resistance	36.7	30.8	
$R_{\theta JB}$	Junction-to-board thermal resistance	16.1	25.3	00.044
Ψлт	Junction-to-top characterization parameter	0.3	1.1	°C/W
ΨЈВ	Junction-to-board characterization parameter	16.2	25	
R ₀ JC(bot)	Junction-to-case (bottom) thermal resistance	4.1	5.6	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

Product Folder Links: DRV8800 DRV8801

⁽²⁾ All voltage values are with respect to network ground terminal.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



7.5 Electrical Characteristics

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
		f _{PWM} < 50 kHz		6		4	
IBB	Motor supply current	Charge pump on, Outputs disabled		3.2		mA	
,		Sleep mode			10	μΑ	
V _{IH}	PHASE, ENABLE,		2			V	
V _{IL}	MODE input voltage				0.8	V	
V _{IH}	nCl FFD input valtage		2.7			V	
V _{IL}	nSLEEP input voltage				0.8	V	
I _{IH}	DUASE MODE input current	V _{IN} = 2 V		<1.0	20		
I _{IL}	PHASE, MODE input current	V _{IN} = 0.8 V	-20	≤–2.0	20	μΑ	
I _{IH}	ENABLE input ourrent	V _{IN} = 2 V		40	100		
I _{IL}	ENABLE input current	$V_{IN} = 0.8 \text{ V}$		16	40	μΑ	
I _{IH}	aci FFD input ourrent	V _{IN} = 2.7 V		27	50		
I _{IL}	nSLEEP input current	V _{IN} = 0.8 V	<1 1		10	μA	
V _{OL}	nFAULT output voltage	I _{sink} = 1 mA			0.4	V	
VBBNFR	VBB nFAULT release	8 V < VBB < 40 V		12	13.8	V	
V_{IHys}	Input hysteresis, except nSLEEP		100	500	800	mV	
	Output ON-resistance	Source driver, I _{OUT} = −2.8 A, T _J = 25°C		0.48			
		Source driver, I _{OUT} = −2.8 A, T _J = 125°C		0.74	0.85	Ω	
r _{DS(on)}		Sink driver, $I_{OUT} = 2.8 \text{ A}$, $T_J = 25^{\circ}\text{C}$		0.35		12	
		Sink driver, I _{OUT} = 2.8 A, T _J = 125°C		0.52	0.7		
VTRP	RSENSE voltage trip	SENSE connected to ground through a $0.2-\Omega$ resistor		500		mV	
V	Dady diada famuand valtaria	Source diode, $I_f = -2.8 \text{ A}$			1.4	V	
V_f	Body diode forward voltage	Sink diode, I _f = 2.8 A			1.4	V	
	Decreasion delevitions	PWM, Change to source or sink ON		600			
t _{pd}	Propagation delay time	PWM, Change to source or sink OFF		100		ns	
t _{COD}	Crossover delay			500		ns	
DAGain	Differential AMP gain	Sense = 0.1 V to 0.4 V		5		V/V	
PROTECT	ION CIRCUITRY						
VUV	UVLO threshold	VBB increasing		6.5	7.5	V	
I _{OCP}	Overcurrent threshold		3			Α	
t _{DEG}	Overcurrent deglitch time			3		μs	
t _{OCP}	Overcurrent retry time			1.2		ms	
TJW	Thermal warning temperature	Temperature increasing ⁽¹⁾		160		°C	
TJTSD	Thermal shutdown temperature	Temperature increasing (2)		175		°C	

⁽¹⁾ After the device reaches the thermal warning temperature of 160°C, the device will remain in thermal warning until the device cools to 145°C. This is known as the device's thermal warning hysteresis.


Submit Documentation Feedback

Copyright © 2008–2015, Texas Instruments Incorporated

⁽²⁾ After the device reaches the thermal shutdown temperature of 175°C, the device will remain in thermal shutdown until the device cools to 160°C. This is known as the device's thermal shutdown hysteresis.



7.6 Typical Characteristics





8 Parameter Measurement Information




Figure 4. PWM Control Timing

Submit Documentation Feedback

Copyright © 2008–2015, Texas Instruments Incorporated



Parameter Measurement Information (continued)




Figure 5. Overcurrent Control Timing

Submit Documentation Feedback



9 Detailed Description

9.1 Overview

The DRV880x devices are integrated motor driver solutions for brushed DC motors. The devices integrate a DMOS H-bridge, protection circuitry, and simple digital interface. The devices can be powered with a supply voltage between 8 and 36 V and are capable of providing an output current up to 2.8 A.

A PHASE-ENABLE interface allows for easy interfacing to the controller circuit. The PHASE input controls the direction of the H-bridge and the ENABLE input specifies whether the H-bridge is enabled or not.

Two MODE pins allow for specifying which current decay method the device utilizes. MODE1 specifies between fast decay or slow decay and MODE2 specifies between high side or low side slow decay.

The DRV8801 provides the option to monitor the motor winding current through a proportional voltage output.

9.2 Functional Block Diagrams




Figure 6. DRV8800 Functional Block Diagram

Submit Documentation Feedback

Copyright © 2008–2015, Texas Instruments Incorporated



Functional Block Diagrams (continued)




Figure 7. DRV8801 Functional Block Diagram

9.3 Feature Description

9.3.1 Logic Inputs

TI recommends using a high-value pullup resistor when logic inputs are pulled up to V_{DD} . This resistor limits the current to the input in case an overvoltage event occurs. Logic inputs are nSLEEP, MODE, PHASE, and ENABLE. Voltages higher than 7 V on any logic input can cause damage to the input structure.

9.3.2 VREG (DRV8800 Only)

This output represents a measurement of the internal regulator voltage. This pin should be left disconnected. A voltage of approximately 7.5 V can be measured at this pin.

Copyright © 2008–2015, Texas Instruments Incorporated

Submit Documentation Feedback



Feature Description (continued)

9.3.3 VPROPI (DRV8801 Only)

This output offers an analog voltage proportional to the winding current. Voltage at this terminal is five times greater than the motor winding current (VPROPI = 5xl). VPROPI is meaningful only if there is a resistor connected to the SENSE pin. If SENSE is connected to ground, VPROPI measures 0 V. During slow decay, VPROPI outputs 0 V. VPROPI can output a maximum of 2.5 V, since at 500 mV on SENSE, the H-bridge is disabled.

9.3.4 Charge Pump

The charge pump is used to generate a supply above VBB to drive the source-side DMOS gates. A $0.1-\mu F$ ceramic monolithic capacitor should be connected between CP1 and CP2 for pumping purposes. A $0.1-\mu F$ ceramic monolithic capacitor, CStorage, should be connected between VCP and VBB to act as a reservoir to run the high-side DMOS devices. The VCP voltage level is internally monitored and, in the case of a fault condition, the outputs of the device are disabled.

9.3.5 Shutdown

As a measure to protect the device, faults caused by very high junction temperatures or low voltage on VCP disable the outputs of the device until the fault condition is removed. At power on, the UVLO circuit disables the drivers.

9.3.6 Low-Power Mode

Control input nSLEEP is used to minimize power consumption when the DRV880x is not in use. This disables much of the internal circuitry, including the internal voltage rails and charge pump. nSLEEP is asserted low. A logic high on this input pin results in normal operation. When switching from low to high, the user should allow a 1-ms delay before applying PWM signals. This time is needed for the charge pump to stabilize.

- MODE 1 (MODE on the DRV8800)
 - Input MODE 1 is used to toggle between fast-decay mode and slow-decay mode. A logic high puts the device in slow-decay mode.
- MODE 2 (DRV8801 only)
 - MODE 2 is used to select which set of drivers (high side versus low side) is used during the slow-decay recirculation. MODE 2 is meaningful only when MODE 1 is asserted high. A logic high on MODE 2 has current recirculation through the high-side drivers. A logic low has current recirculation through the low-side drivers.

9.3.7 Braking

The braking function is implemented by driving the device in slow-decay mode (MODE 1 pin is high) and deasserting the enable to low. Because it is possible to drive current in both directions through the DMOS switches, this configuration effectively shorts out the motor-generated BEMF as long as the ENABLE chop mode is asserted. The maximum current can be approximated by VBEMF/RL. Care should be taken to ensure that the maximum ratings of the device are not exceeded in worse-case braking situations – high-speed and high-inertia loads.

9.3.8 Diagnostic Output

The nFAULT pin signals a problem with the chip via an open-drain output. A motor fault, undervoltage condition, or $T_J > 160^{\circ}\text{C}$ drives the pin low. This output is not valid when nSLEEP puts the device into minimum power dissipation mode (that is, nSLEEP is low). nFAULT stays asserted (nFAULT = L) until VBB reaches VBBNFR to give the charge pump headroom to reach its undervoltage threshold. nFAULT is a status-only signal and does not affect any device functionality. The H-bridge portion still operates normally down to VBB = 8 V with nFAULT asserted.

Product Folder Links: DRV8800 DRV8801



Feature Description (continued)

9.3.9 Thermal Shutdown (TSD)

Two die-temperature monitors are integrated on the chip. As die temperature increases toward the maximum, a thermal warning signal is triggered at 160°C. This fault drives the nFAULT low, but does not disable the operation of the chip. If the die temperature increases further, to approximately 175°C, the full-bridge outputs are disabled until the internal temperature falls below a hysteresis of 15°C.

Table 1. Control Logic Table⁽¹⁾

			ODEDATION				
PHASE	ENABLE	MODE 1	MODE 2	nSLEEP	OUT+	OUT-	OPERATION
1	1	Χ	Х	1	Н	L	Forward
0	1	X	X	1	L	Н	Reverse
X	0	1	0	1	L	L	Brake (slow decay)
X	0	1	1	1	Н	Н	Brake (slow decay)
1	0	0	×	1	L	Н	Fast-decay synchronous rectification (2)
0	0	0	X	1	Н	L	Fast-decay synchronous rectification (2)
Х	Х	Х	Х	0	Z	Z	Sleep mode

⁽¹⁾ X = Don't care, Z = high impedance

9.3.10 Overcurrent Protection

The current flowing through the high-side and low-side drivers is monitored to ensure that the motor lead is not shorted to supply or ground. If a short is detected, the full-bridge outputs are turned off, flag nFAULT is driven low, and a 1.2-ms fault timer is started. After this 1.2-ms period, $t_{\rm OCP}$, the device is then allowed to follow the input commands and another turnon is attempted (nFAULT becomes high again during this attempt). If there is still a fault condition, the cycle repeats. If after $t_{\rm OCP}$ expires it is determined the short condition is not present, normal operation resumes and nFAULT is deasserted.

9.3.11 SENSE

A low-value resistor can be placed between the SENSE pin and ground for current-sensing purposes. To minimize ground-trace IR drops in sensing the output current level, the current-sensing resistor should have an independent ground return to the star ground point. This trace should be as short as possible. For low-value sense resistors, the IR drops in the PCB can be significant, and should be taken into account.

$$P_D = I^2(2 \bullet r_{DS(on)}Sink) \tag{1}$$

NOTE

When selecting a value for the sense resistor, SENSE does not exceed the maximum voltage of ±500 mV. The H-bridge is disabled and enters recirculation when any current in the motor windings generates a SENSE voltage greater than or equal to 500 mV.

9.4 Device Functional Modes

9.4.1 Device Operation

The DRV880x supports a low power sleep mode through the nSLEEP pin. In this mode the device shuts down a majority of the internal circuitry including the internal voltage rails and charge pump. Bringing the nSLEEP pin HIGH will put the device back into its active state.

During normal operation the DRV880x is designed to operate a single brushed DC motor. The outputs are connected to each side on the motor coil, allowing for full bidirectional control.

Product Folder Links: DRV8800 DRV8801

⁽²⁾ To prevent reversal of current during fast-decay synchronous rectification, outputs go to the high-impedance state as the current approaches 0 A.




Device Functional Modes (continued)

9.4.1.1 Slow-Decay SR (Brake Mode)

In slow-decay mode, both low-side sinking drivers turn on, allowing the current to circulate through the H-bridge's low side (two sink drivers) and the load. Power dissipation I²R loses in the two sink DMOS drivers:

9.4.1.2 Fast Decay With Synchronous Rectification

This decay mode is equivalent to a phase change where the opposite drivers are switched on. When in fast decay, the motor current is not allowed to go negative (direction change). Instead, as the current approaches zero, the drivers turn off. The power calculation is the same as the drive current calculation (see Equation 5).



- Fast decay with synchronous rectification (reverse)
- (3) Slow decay with synchronous rectification (brake)

Figure 8. Current Path DRV8800

Figure 9. Current Path DRV8801

Slow decay with synchronous rectification (brake) High Side



10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

DRV880x device is used in medium voltage brushed DC motor control applications.

10.2 Typical Application




Figure 10. DRV8800 Typical Application Schematic

Copyright © 2008–2015, Texas Instruments Incorporated

Submit Documentation Feedback



Typical Application (continued)




Figure 11. DRV8801 Typical Application Schematic

10.2.1 Design Requirements

For this design example, use the parameters listed in Table 2 as the input parameters.

DESIGN EXAMPLE REFERENCE PARAMETER VALUE Motor Voltage **VBB** 24 V Motor RMS Current **IRMS** 0.8 A Motor Startup Current **ISTART** 2 A Motor Current Trip **ITRIP** 2.5 A Point

Table 2. Design Parameters

10.2.2 Detailed Design Procedure

10.2.2.1 Motor Voltage

The motor voltage to use will depend on the ratings of the motor selected and the desired RPM. A higher voltage spins a brushed DC motor faster with the same PWM duty cycle applied to the power FETs. A higher voltage also increases the rate of current change through the inductive motor windings.

10.2.2.2 Power Dissipation

The power dissipation of the DRV880x is a function of the RMS motor current and the each output's FET resistance ($R_{DS(ON)}$).

Power
$$\approx I_{RMS}^2 x$$
 (High-Side $R_{DS(ON)} + Low-Side R_{DS(ON)}$) (2)

Submit Documentation Feedback

Copyright © 2008–2015, Texas Instruments Incorporated



For this example, the ambient temperature is 35°C, and the junction temperature reaches 65°C. At 65°C, the sum of RDS(ON) is about 1Ω . With an example motor current of 0.8A, the dissipated power in the form of heat will be 0.8 A²x 1 Ω = 0.64 W.

The temperature that the DRV880x reaches will depend on the thermal resistance to the air and PCB. It is important to solder the device PowerPAD to the PCB ground plane, with vias to the top and bottom board layers, to dissipate heat into the PCB and reduce the device temperature. In the example used here, the DRV880x had an effective thermal resistance $R_{\theta JA}$ of 47°C/W, and:

$$T_J = T_A + (P_D \times R_{\theta JA}) = 35^{\circ}C + (0.64 \text{ W} \times 47^{\circ}C/\text{W}) = 65^{\circ}C$$
 (3)

10.2.2.3 Motor Current Trip Point

When the voltage on pin SENSE exceeds V_{TRIP} (0.5 V), overcurrent is detected. The R_{SENSE} resistor should be sized to set the desired I_{TRIP} level.

$$R_{SENSE} = 0.5 \text{ V} / I_{TRIP} \tag{4}$$

To set I_{TRIP} to 2.5 A, $R_{SENSE} = 0.5 \text{ V} / 2.5 \text{ A} = 0.2 \Omega$.

To prevent false trips, I_{TRIP} must be higher than regular operating current. Motor current during startup is typically much higher than steady-state spinning, because the initial load torque is higher, and the absence of back-EMF causes a higher voltage and extra current across the motor windings.

It can be beneficial to limit startup current by using series inductors on the DRV880x output, as that allows I_{TRIP} to be lower, and it may decrease the system's required bulk capacitance. Startup current can also be limited by ramping the forward drive duty cycle.

10.2.2.4 Sense Resistor Selection

For optimal performance, it is important for the sense resistor to be:

- Surface-mount
- Low inductance
- · Rated for high enough power
- · Placed closely to the motor driver

10.2.2.5 Drive Current


This current path is through the high-side sourcing DMOS driver, motor winding, and low-side sinking DMOS driver. Power dissipation I²R loses in one source and one sink DMOS driver, as shown in Equation 5.

$$P_D = I^2(r_{DS(on)}Source + r_{DS(on)}Sink)$$
(5)

Product Folder Links: DRV8800 DRV8801



10.2.3 Application Curves



Submit Documentation Feedback

Copyright © 2008–2015, Texas Instruments Incorporated



11 Power Supply Recommendations

11.1 Bulk Capacitance

Having appropriate local bulk capacitance is an important factor in motor drive system design. It is generally beneficial to have more bulk capacitance, while the disadvantages are increased cost and physical size.

The amount of local capacitance needed depends on a variety of factors, including:

- · The highest current required by the motor system.
- The capacitance of the power supply and its ability to source current.
- The amount of parasitic inductance between the power supply and motor systems.
- The acceptable voltage ripple.
- The type of motor used (Brushed DC, Brushless DC, Stepper).
- · The motor braking method.

The inductance between the power supply and motor drive system will limit the rate current can change from the power supply. If the local bulk capacitance is too small, the system will respond to excessive current demands or dumps from the motor with a change in voltage. When adequate bulk capacitance is used, the motor voltage remains stable and high current can be quickly supplied.

The data sheet generally provides a recommended value, but system-level testing is required to determine the appropriate sized bulk capacitor.




Figure 16. Example Setup of Motor Drive System With External Power Supply

Submit Documentation Feedback



12 Layout

12.1 Layout Guidelines

- The printed-circuit-board (PCB) should use a heavy ground plane. For optimal electrical and thermal performance, the DRV880x must be soldered directly onto the board. On the underside of the DRV880x is a thermal pad, which provides a path for enhanced thermal dissipation. The thermal pad should be soldered directly to an exposed surface on the PCB. Thermal vias are used to transfer heat to other layers of the PCB.
- The load supply pin VBB, should be decoupled with an electrolytic capacitor (typically 100 µF) in parallel with a ceramic capacitor (0.1 µF) placed as close as possible to the device.
- The ceramic capacitors (0.1 µF) between VCP and VBB and between CP1 and CP2 should be placed as close as possible to the device.
- The SENSE resistor should be close as possible to the SENSE pin and ground return to minimize parasitic inductance.

12.2 Layout Example




Figure 17. RTY Layout Example

Submit Documentation Feedback



Layout Example (continued)




Figure 18. PWP Layout Example



13 Device and Documentation Support

13.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 3. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
DRV8800	Click here	Click here	Click here	Click here	Click here
DRV8801 Click here		Click here	Click here	Click here	Click here

13.2 Trademarks

PowerPAD is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

13.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

13.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: DRV8800 DRV8801





6-Feb-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
DRV8800PWP	ACTIVE	HTSSOP	PWP	16	90	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	DRV8800	Samples
DRV8800PWPR	ACTIVE	HTSSOP	PWP	16	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	DRV8800	Samples
DRV8800RTYR	ACTIVE	QFN	RTY	16	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-3-260C-168 HR	-40 to 85	DRV 8800	Samples
DRV8800RTYT	ACTIVE	QFN	RTY	16	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-3-260C-168 HR	-40 to 85	DRV 8800	Samples
DRV8801PWP	ACTIVE	HTSSOP	PWP	16	90	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	DRV8801	Samples
DRV8801PWPR	ACTIVE	HTSSOP	PWP	16	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	DRV8801	Samples
DRV8801RTYR	ACTIVE	QFN	RTY	16	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-3-260C-168 HR	-40 to 85	DRV 8801	Samples
DRV8801RTYT	ACTIVE	QFN	RTY	16	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-3-260C-168 HR	-40 to 85	DRV 8801	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



PACKAGE OPTION ADDENDUM

6-Feb-2020

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF DRV8801:

Automotive: DRV8801-Q1

NOTE: Qualified Version Definitions:

Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com 16-Oct-2020

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DRV8800PWPR	HTSSOP	PWP	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
DRV8800RTYR	QFN	RTY	16	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
DRV8800RTYT	QFN	RTY	16	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
DRV8801PWPR	HTSSOP	PWP	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
DRV8801RTYR	QFN	RTY	16	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
DRV8801RTYT	QFN	RTY	16	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

www.ti.com 16-Oct-2020



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DRV8800PWPR	HTSSOP	PWP	16	2000	350.0	350.0	43.0
DRV8800RTYR	QFN	RTY	16	3000	853.0	449.0	35.0
DRV8800RTYT	QFN	RTY	16	250	210.0	185.0	35.0
DRV8801PWPR	HTSSOP	PWP	16	2000	350.0	350.0	43.0
DRV8801RTYR	QFN	RTY	16	3000	853.0	449.0	35.0
DRV8801RTYT	QFN	RTY	16	250	210.0	185.0	35.0

PLASTIC SMALL OUTLINE




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





PowerPAD™ TSSOP - 1.2 mm max height

PLASTIC SMALL OUTLINE




NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-153.
- 5. Features may not be present.



PLASTIC SMALL OUTLINE




NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.



PLASTIC SMALL OUTLINE



NOTES: (continued)

- 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 11. Board assembly site may have different recommendations for stencil design.



RTY (S-PWQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5-1994.

- B. This drawing is subject to change without notice.
- C. Quad Flatpack, No-leads (QFN) package configuration.

The package thermal pad must be soldered to the board for thermal and mechanical performance.

See the Product Data Sheet for details regarding the exposed thermal pad dimensions.

E. Falls within JEDEC MO-220.



RTY (S-PWQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: A. All linear dimensions are in millimeters

RTY (S-PWQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for solder mask tolerances.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated