

Specification **Preliminary**

Version: V0.03

Document No.: ILI9163DS_V003.pdf

ILI TECHNOLOGY CORP.

8F, No.38, Taiyuan St., Jhubei City, Hsinchu County, Taiwan 302, R.O.C. Tel.886-3-5600099; Fax.886-3-5600585 http://www.ilitek.com





Table of Contents

Introduction	6
Features	6
Block Diagram	8
Pin Descriptions	9
Pad Arrangement and Coordination	14
Function Description	20
MCU Interface Type Selection	20
Serial Interface	21
6.2.1 Command Write	21
6.2.2 Read Function	22
8080-Series Parallel Interface (P68='0')	24
6.3.1 Write Cycle/Sequence	24
6.3.2 Read Cycle/Sequence	26
6800-Series Parallel Interface (P68='1')	27
6.4.1 Write Cycle/Sequence	28
6.4.2 Read Cycle/Sequence	29
Display Data Transfer Recovery	30
Display Data Transfer Pause	31
6.6.1 Serial Interface Pause	32
Display Data Transfer Mode	33
RGB Interface	34
6.8.1 RGB Interface Selection	34
6.8.2 RGB Interface Timing	36
6.8.3 RGB Interface Mode Set	38
Display Data Color Coding	39
6.9.1 Serial Interface	39
6.9.2 8-bit Parallel Interface (IM2='1', IM[1:0] ="00")	42
6.9.3 16-bit Parallel Interface (IM2='1', IM1, IM0="01")	45
6.9.4 9-bit Parallel Interface (IM2='2', IM1, IM0="10")	48
6.9.5 18-bit Parallel Interface (IM2='1', IM1, IM0="11")	49
Display Data RAM	52
Configuration	52
Memory to Display Address Mapping	53
7.2.1 132RGB x 132 resolution (GM[2:0] = "101", SMX=SMY=SRGB='0')	53
7.2.2 130RGB x 130 resolution(GM[2:0] = "100", SMX=SMY=SRGB='0')	54
7.2.3 128RGB x 160 resolution (GM[2:0] = "011", SMX=SMY=SRGB='0')	55
7.2.4 120RGB x 160 resolution (GM[2:0] = "010", SMX=SMY=SRGB='0')	56
7.2.5 128RGB x 128 resolution (GM[2:0] = "001", SMX=SMY=SRGB='0')	57
	Features Block Diagram. Pin Descriptions. Pad Arrangement and Coordination Function Description. MCU Interface Type Selection Serial Interface. 6.2.1 Command Write 6.2.2 Read Function 8080-Series Parallel Interface (P68='0') 6.3.1 Write Cycle/Sequence. 6.3.2 Read Cycle/Sequence. 6.3.2 Read Cycle/Sequence. 6.4.1 Write Cycle/Sequence. 6.4.1 Write Cycle/Sequence. 6.4.2 Read Cycle/Sequence. Display Data Transfer Recovery. Display Data Transfer Pause 6.6.1 Serial Interface Pause. Display Data Transfer Mode. RGB Interface 6.8.1 RGB Interface Selection. 6.8.2 RGB Interface Selection. 6.8.3 RGB Interface Selection. 6.8.3 RGB Interface Node Set Display Data Color Coding. 6.9.1 Serial Interface (IM2='1', IM[1:0] ="00") 6.9.3 16-bit Parallel Interface (IM2='1', IM1, IM0="01") 6.9.4 9-bit Parallel Interface (IM2='1', IM1, IM0="10") 6.9.5 18-bit Parallel Interface (IM2='1', IM1, IM0="11") Display Data RAM Configuration. Memory to Display Address Mapping 7.2.1 132RGB x 132 resolution (GM[2:0] = "101", SMX=SMY=SRGB='0') 7.2.2 130RGB x 150 resolution (GM[2:0] = "101", SMX=SMY=SRGB='0') 7.2.3 128RGB x 150 resolution (GM[2:0] = "011", SMX=SMY=SRGB='0') 7.2.4 130RGB x 150 resolution (GM[2:0] = "011", SMX=SMY=SRGB='0')



7.3	MCU to memory write/read direction (Address Counter)	59
8.	Tearing Effect Output Line	61
8.1	Tearing Effect Line Modes	61
8.2	Tearing Effect Line Timing	62
	8.2.1 Example 1 MCU Write is Faster than Panel Read	63
	8.2.2 Example 2 MCU Write is slower than Panel Read	63
9.	Power ON/OFF Sequence	65
9.1	Case 1 – RESX line is held high or Unstable by Host at Power –On	65
9.2	Case 2 – RESX line is held Low by Host at Power On	65
9.3	Uncontrolled Power Off	66
10.	Power Level Definition	67
10.1	Power Levels	67
10.2	Power Flow Chart	68
11.	Gamma Curves	69
12.	Reset	70
12.1	Registers	70
12.2	Input/Output Pins	75
	12.2.1 Output Pins, I/O Pins	75
	12.2.2 Input Pins	76
12.3	Reset Timing	76
13.	SleepOut - Command and Self-Diagnostic Functions of Displap	78
13.1	Register loading Detection	78
13.2	Functionality Detection	79
14.	Command	80
14.1	Command List	80
14.2	Command Description	87
	14.2.1 NOP (00h)	87
	14.2.2 Software Reset (01h)	88
	14.2.3 Read Display Identification Information (04h)	89
	14.2.4 Read Display Status (09h)	91
	14.2.5 Read Display Power Mode (0Ah)	94
	14.2.6 Read Display MADCTL (0Bh)	95
	14.2.7 Read Display Pixel Format (0Ch)	96
	14.2.8 Read Display Image Mode (0Dh)	97
	14.2.9 Read Display Signal Mode (0Eh)	98
	14.2.10 Read Display Signal Mode (0Fh)	99
	14.2.11 Sleep In (10h)	100
	14.2.12 Sleep Out (11h)	101
	14.2.13 Partial Mode On (12h)	103
	14.2.14 Normal Display Mode On (13h)	104



14.2.15 Display Inversion Off (20h)	105
14.2.16 Display Inversion On (21h)	106
14.2.17 Gamma Set (26h)	107
14.2.18 Display Off (28h)	108
14.2.19 Display On (29h)	110
14.2.20 Column Address Set (2Ah)	112
14.2.21 Page Address Set (2Bh)	115
14.2.22 Memory Write (2Ch)	118
14.2.23 Color Setting fro 4K, 65K and 262K (2Dh)	120
14.2.24 Memory Read (2Eh)	121
14.2.25 Partial Area (30h)	122
14.2.26 Vertical Scrolling Definition (33h)	124
14.2.27 Tearing Effect Line Off (34h)	129
14.2.28 Tearing Effect Line On (35h)	130
14.2.29 Memory Access Control (36h)	132
14.2.30 Vertical Scrolling Start Address (37h)	135
14.2.31 Idle Mode Off (38h)	137
14.2.32 Idle Mode On (39h)	138
14.2.33 Interface Pixel Format (3Ah)	140
14.2.34 Read ID1 (DAh)	142
14.2.35 Read ID2 (DBh)	142
14.2.36 Read ID3 (DCh)	142
14.2.37 Frame Rate Control (In normal mode/Full colors) (B1h)	142
14.2.38 Frame Rate Control(In Idle mode/8-colors) (B2h)	144
14.2.39 Frame Rate Control(In Partial mode/full colors) (B3h)	146
14.2.40 Display Inversion Control (B4h)	148
14.2.41 RGB Interface Blanking Porch setting (B5h)	149
14.2.42 Source Driver Direction Control (B7h)	153
14.2.43 Gate Driver Direction Control (B8h)	154
14.2.44 Power_Control1 (C0h)	155
14.2.45 Power_Control2 (C1h)	157
14.2.46 Power_Control3 (C2h)	158
14.2.47 Power_Control4 (C3h)	159
14.2.48 Power_Control 5 (C4h)	160
14.2.49 VCOM_Control 1 (C5h)	161
14.2.50 VCOM_Control 2 (C6h)	163
14.2.51 VCOM Offset Control (C7h)	164
14.2.52 Write ID4 Value (D3h)	166
14.2.53 NV Memory Function Controller(1) (D5h)	168
14.2.54 NV Memory Function Controller(2) (D6h)	170





	14.2.55 NV Memory Function Controller(3) (D7h)	171
	14.2.56 Positive Gamma Correction Setting (E0h)	175
	14.2.57 Negative Gamma Correction Setting (E1h)	177
	14.2.58 GAM_R_SEL (F2h)	179
15.	Example Connection with Panel direction and Different Resolution	180
15.1	Application of connect with panel direction (when GM='011')	180
15.2	Application of connection with Different resolution	183
16.	OTP Programming Flow	190
17.	Electrical Characteristics	191
17.1	Absolute Maximum Ratings	191
17.2	DC Characteristics	191
17.3	AC Characteristics	193
	17.3.1. Parallel CPU 18/16/9/8-bit Bus	193
	17.3.2. Display Serial Interface (SPI)	195
	17.3.2.1 3-pin Serial Interface	195
	17.3.2.2 4-pin Serial Interface	196
	17.3.3. Parallel RGB 18/16/6-bit Bus	197
18.	Revision History	198





1. Introduction

ILI9163C is a 262,144-color one-chip SoC driver for a-TFT liquid crystal display with resolution of 132RGBx162 dots, comprising a 396-channel source driver, a 162-channel gate driver, 48,114bytes GRAM for graphic data of 132RGBx162 dots, and power supply circuit.

The ILI9163C supports 18-/16-/9-/8-bit data bus interface and serial peripheral interfaces (SPI). It also supplies 18-bit, 16-bit or 6-bit RGB interface for driving video signal directly from application controller. The moving picture area can be specified in internal GRAM by window address function. The specified window area can be updated selectively, so that moving picture can be displayed simultaneously independent of still picture area. ILI9163C can operate with 1.65V I/O interface voltage, and an incorporated voltage follower circuit to generate voltage levels for driving an LCD. The ILI9163C also supports a function to display in 8 colors and a sleep mode, allowing for precise power control by software and these features make the ILI9163C an ideal LCD driver for medium or small size portable products such as digital cellular phones, smart phone, MP3 and PMP where long battery life is a major concern.

2. Features

- Display resolution: [132xRGB](H) x 162(V)
- Output:
 - > 396 source outputs
 - > 162 gate outputs
 - Common electrode output
- AM-LCD driver with on-chip full display RAM: 48,114 bytes
- MCU Interface
 - > 8-bits, 9-bits, 16-bits, 18-bits interface with 8080-series MCU
 - > 8-bits, 9-bits, 16-bits, 18-bits interface with 6800-series MCU
 - ➤ 6-bits, 16-bits, 18-bits RGB interface with graphic controller
 - > 3-pin/4-pin serial interface
- Display mode:
 - > Full color mode (idle mode off): 262K-colors
 - Reduced color mode (idle mode on): 8-colors (3-bits MSB bits mode)
- On chip functions:
 - > VCOM generator and adjustment
 - Timing generator
 - Oscillator
 - DC/DC converter
 - 8 preset gamma curve selectable
 - Line/frame inversion
 - MTP to store initialization register setting
 - > Factory default value(Contrast, Module ID, Module version, etc) are stored on the display module






- MTP:
 - > 7-bits for ID2
 - > 8-bits for ID3
 - > 7-bits for VCOM adjustment
- Low –power consumption architecture
 - Low operating power supplies:
 - VDDI = 1.65V ~ 3.3 V (interface I/O)
 - VPNL = 2.5V ~ 4.8 V (analog)
- LCD Voltage drive:
 - Source/VCOM power supply voltage
 - AVDD GND = 4.5V ~ 6.0
 - VCL GND = -1.0V ~ -3.0V
 - $VDD VCL \le 6.0V$
 - > Gate driver output voltage
 - VGH GND = 10V ~ 16V
 - VGL GND = -9V ~ -16V
 - $VGH VGL \le 30V$
 - VCOM driver output voltage
 - VCOMH = 2.5V ~5V
 - VCOML = -2.5V ~ 0V
 - VCOMH-VCOML ≤ 6.0 V
- ◆ Operate temperature range: -40°C to 85°C





3. Block Diagram





4. Pin Descriptions

Pin Name	I/O	Descriptions											
		8080/6800 MCU Interface mode selection.											
P68	I	P68='1': select 6800-MCU parallel interface P68='0': select 8080-MCU parallel interface											
		If not used, please fix this pin at GND level.											
		MCU Parallel interface bus and Serial interface select - IM2='1';Parallel Interface											
IM2	ı	- IM2='0';Serial Interface											
		MCU parallel interface type selection											
		IM1 IM0 Parallel interface											
IM1, IM0		0 0 MCU 8-bit Parallel											
11011, 11010		0 1 MCU 16-bit Parallel											
		1 0 MCU 9-bit Parallel											
		1 1 MCU 18-bit Parallel											
		SPI interface selection pin											
SPI4W		SPI4W='0': 3-wire SPI. (default)											
01 1444	'	SPI4W='1': 4-wire SPI.											
		This pin is internal pull low.											
		Chip reset pin ("Low Active").											
RESX	I	This signal low will reset the device and must be applied to properly initialize the											
		chip.											
CSX		Chip select input pin ("Low" enable).											
	•	This pin can be permanently fixed "Low" in MCU interface mode only.											
		Display data / Command selection pin in parallel and SCL in 3-pin SPI interface.											
D/CX	1	D/CX='1': Display data.											
(SCL)		D/CX='0': Command data.											
		If not used, please connect this pin to GND.											
		Read enable in 8080-parallel interface and Read/ Write operation enable pin in											
RDX		6800-parallel interface.											
(E)	'	In 8080-parallel interface, if not used, please connect this pin to VDDI.											
		In 6800-parallel interface, if not used, please connect this pin to VDDI or GND.											
		Write enable in parallel interface.											
		WRX: for 8080 MCU											
WRX (R/Wx)(D/CX)	1	R/WX: for 6800 MCU											
		D/CX: for 4-wire SPI											
		If not used, please connect this pin to VDDI or GND.											
		When– RCM='0' (MCU I/F), D[17:0] are used to MCU parallel interface data bus,											
D[17:1] D[0]/SDIO	I/O	and D0 is also the serial input/ output signal in SPI interface mode.											
		In serial interface, D[17:1] are not used and should be connected to ground.											
TE	0	Tearing effect output pin to synchronies MCU to frame writing, activated by S/W											





Pin Name	I/O				Descriptions									
		command. Who	en this	pin is not a	activated, this pin is low.									
		If not used, ple	ase op	en this pin										
		Serial data input / output and applied on the rising edge of the												
SDA	I/O	SCL signal, when RCM[1:0]= '0X' (MCU I/F)												
	., •	-			n at GND level.									
		Pixel clock sign	•											
PCLK	ı	•												
			•		n at GND level.									
VS	I	Vertical sync. S	•											
		-If it's not used	, please	e fix this pi	n at GND level.									
HS	1	Horizontal synd	c. Signa	al in RGB I	/F mode.									
110	'	-If it's not used	, please	e fix this pi	n at GND level.									
55		Data enable sig	gnal in	RGB I/F m	node.									
DE	'	-If it's not used	-If it's not used, please fix this pin at GND level.											
OSC	0	Oscillator outpu	Dscillator output or test purpose.											
		To use extende	ed com	mand set,	please connect this pin to VDDI. During	normal								
		operation, please open this pin. (It has an internal pull low resistor.)												
EXTC	I	EXTC='1', all the command can be used.												
		EXTC='0', only Command (00h~3Ah, DAh~DCh) can be used												
		Normal mode and Idle mode control pin												
IDM	1	IDM	IDM Idle mode H/W controller											
	·		ormal dis Ile mode	splay (can be	changed to Idle mode by S/W)									
		Panel Resolution selection pins												
		GM2 GM1	GM0	Resolution selection										
		0 0	0	132F	GB x 162(S1~396 and G1~ G162 output)									
GM2,GM1,GM0	1	0 0	1	128F	GB x 128(S7~390 and G2~ G129 output)									
, , , , , , , , , , , , , , , , , , , ,	·	0 1	0	120F	GB x 160(S7~366 and G2~ G161 output)									
		0 1	1	128F	GB x 160(S7~390 and G2~ G161 output)									
		1 0	0	130F	GB x 130(S7~396 and G2~ G131 output)									
		1 0	1	132F	GB x 132(S1~396 and G2~ G133 output)									
		RGB and MCU	interfa	ce mode s	selection pin									
		R	CM1	RCM0	Resolution selection									
DOMES OF		0	·	0	MCU interface mode									
RCM[1:0]	ı	0		1	MCU interface mode									
		1		0	RGB interface(1)									
		1		1	RGB interface(2)									
				<u> </u>	, , , ,									
				-I/W pin to	r Color filter default setting.									
			SRGB	C1 C2 C2	Color mapping selection									
		0 S1, S2, S3 filter order = 'R', 'G', 'B' 1 S1, S2, S3 filter order = 'B', 'G', 'R'												
SRGB	I	If the register	is not	•	this H/W pin is always valid. If the regis	ster he								
		•		•		50								
		changed, should be following registers setting.												
		changed, shou	iu be it	mowing re	gisters setting.									
		-		•	gisters setting. his function follow H/W pins setting first.									





Pin Name	I/O	Descriptions
Pin Name	1/0	
SMY	1	
SHUT	I	Display On/ Off H/W control pin In RGB I/F SHUT Display On/Off in RGB interface 0 Display on 1 Display off Please refer RGB I/F for detail using.
REV	I	Source output data polarity select H/W pin. REV Source output data polarity
GS	1	Input pin to select the gamma curve order Connect to VDDI for GC0(2,0), GC1(1.8), GC2(2.5), GC3(1.0) Connect to GND for GC0(1,0), GC1(2.5), GC2(2.2), GC3(1.8)
TESEL	ı	There is a pull-high resistor in the pin. This pin is only for GM[2:0]='000' mode Connect to VDDI (Disable scroll function) Connect to GND (Enable scroll function)
RL	I	Source output direction H/W select pin in RGB I/F Mode 2 When SMX=0





Pin Name	I/O	Descriptions													
		When SMX=1													
			RL			1		odule so	ource	output di	recti	on			
			GM=					GM='01		+				GM='000'	
		0	S396		S396 -		S390 → S7 S7 → S390		S366 →		S390 → S3		S396 →S1		
			1	S1 →		S7 → S				S7 → S			90	S1 → S396	
				•		on H/V\	/ sele	ect pin d	on R	GB I/F N	/lode	9 2.			
		When SMY=0 Module gate output direction													
				ТВ						output ='011','		='001'	GN	M='000'	
						='101'	GIV	='100'	010	-					
			-	0		G133		→ G131		→ G161		→ G129		I → G162	
				1	G133	3 → G2	G13	1 → G2	G16	31 → G2	G12	29 → G2	G1	162 → G1	
ТВ	I		•												
		W	hen	SMY=	1										
							M	odule g	ate	output	dire	ction			
				ТВ	GM	='101'	GM	='100'	GM: 010	='011','	GM	='001'	GM	Λ='000'	
				0	G133	3 → G2	G13	1 → G2		1 → G2	G12	29 → G2	G1	62 → G1	
				1	G2 -	→ G133	G2 -	→ G131	G2	→ G161	G2	→ G129	G1	→ G162	
		Pl	Please refer RGB I/F detail using												
S1 ~ S396	0	Sc	Source driver output pins.												
G1 ~ G162	0	Ga	Gate driver output pins.												
VPNL	Р	Power supply for analog circuit.													
VIIVE	•	Could connect to external power supply (VPNL=2.5~4.8V). Power supply for interface logic circuits (1.65 ~ 3.3 V)													
VDDI	Р	Po	wer	supply	/ for i	nterface	e logi	c circui	ts (1	.65 ~ 3.0	3 V)				
VCC	Р							regulat							
GND	Р	GI	۷D ۱	/oltage	outp	ut level	for c	ontrol p	ins.						
VDDIO	Р				•			control p							
GNDO	Р							ontrol p		ısing.					
VCI1	I/O	A reference voltage in step-up circuit 1													
			Connect a capacitor for stabilization												
		A power output pin for source driver block that is generated from power block.													
AVDD	Р	Output of booster 1 circuit (output of 2-times output of VCI1)													
		Co	onne	ect a ca	pacit	or for s	tabili	zation.							
VCL	Р	Α	pow	er supp	oly pir	n for ge	nera	ting VC	OML	=					
		Co	onne	ect a ca	pacit	or for s	tabili	zation							
GVDD	Р	Α	stan	dard le	vel fo	r grays	cale	voltage	gen	erator.					
		Co	onne	ect a ca	pacit	or for s	tabili	zation.							
VGH	Р	Po	sitiv	e pow	er sup	ply for	the o	gate driv	ver.						
Y GIT		Co	onne	ect a ca	pacit	or for s	tabili	zation							
VGL	Р	Ne	egat	ive pov	ver su	ipply fo	r the	gate dr	iver.						
VGL	F	Connect a capacitor for stabilization													
VCL	Р	Po	wer	supply	/ to di	rive VC	OML	. Conne	ect a	capacit	or fo	r stabiliz	zatio	on	





Pin Name	I/O	Descriptions								
		TFT display common electrode power supply. Alternates between voltage levels								
VCOM	0	between VCOMH-VCOML.								
		Registers set the alternating cycle for operating or halting VCOM.								
VCOMH	0	The high level of VCOM AC voltage.								
VCOML	0	The low level of VCOM AC voltage.								
TECTOCC	ı	These test pins for Driver vender test used.								
TESTOSC	I	Please open these pins or fix to GND.								
TECTDAIC:01	0	These test pins for Driver vendor test used.								
TESTDA[6:0]	O	Please open these pins.								
DUMAYD1 DUMAYD2		DUMMYR1 and DUMMYR2 are short-circuited within the chip for COG contact								
DUMMYR1-DUMMYR2	-	resistance measurement. Please leave them open when not used.								
DUMMY1-DUMMY18 DUMMY	-	Dummy pins. During normal operation, leave these pads open.								


Liquid crystal power supply specifications Table 1

No.	Item		Description							
1	TFT Source Driver		396 pins (132 x RGB)							
2	TFT Gate Driver		162 pins							
3	TFT Display's Capacitor Structu	re	Cst structure only (Common VCOM)							
		S1 ~ S396	V0 ~ V63 grayscales							
4	Liquid Crystal Drive Output	G1 ~ G162	VGH – VGL							
		VCOM	VCOMH – VCOML: Amplitude = electronic volumes							
5	Input Voltage	VDDI	1.65 ~ 3.30V							
5	Input Voltage	VPNL	2.50 ~ 4.80V							
		AVDD	4.5V ~ 6.0V							
		VGH	10V ~ 16V							
6	Liquid Crystal Drive Voltages	VGL	-9V ~ -16V							
0	Liquid Crystal Drive Voltages	VCL	-1.7V ~ -2.7V							
		VGH – VGL	Max. 30V							
		VPNL – VCL	Max. 6.0V							
		AVDD	VCI x2							
	Internal Step-up Circuits	VGH	VCI1 x4, x5, x6							
	Internal Step-up Circuits	VGL	VCI -x5, -x6							
		VCL	VCI x-1							






5. Pad Arrangement and Coordination







Note: MCU/RGB 18bit power supply circuit



													l	.,			l	Τ.,	T I
No.	Name	X	Υ	No.	Name	X	Υ	No.	Name	X	Υ	No.	Name	X	Υ	No.	Name	X	Υ
1	Dummy1	-4750	-238.5	61	AGND	-1750	-238.5	121	AVDD	1550	-238.5	181	VCOML	4550	-238.5	241	G56	3892	1 1
2	VDDIO	-4700	-238.5	62	AGND	-1700	-238.5	122	AVDD	1600		182	VCOM	4600	-238.5	242	G54	3876	1 1
3	EXTC	-4650	-238.5	63	RDX	-1630	-238.5	123	AVDD	1650	-238.5	183	VCOM	4650		243	G52	3860	1
4	GNDO	-4600		64	D/CX	-1570	-238.5	124	AVDD	1700		184	VCOM	4700		244	G50	3844	1 1
5	IM0	-4550		65	TESEL	-1510		125	GVDD	1750			DUMMY2	4750		245	G48	3828	1
6	VDDIO	-4500	-238.5	66	GNDO	-1450	-238.5	126	GVDD	1800	-238.5	186	DUMMY3	4772	110	246	G46	3812	+
7	IM1	-4450		67	D17	-1390	-238.5	127	GVDD	1850		187	DUMMY4	4756	227	247	G44	3796	1 1
8	GNDO	-4400		68	D16	-1330			DUMMYR1	1900		188	G162	4740	110	248	G42	3780	
9	P68	-4350		69	D15	-1270	-238.5		DUMMYR2			189	G160	4724	227	249	G40	3764	+
10	VDDIO	-4300	-238.5	70	D14	-1210	-238.5	130	Dummy	2000	-238.5	190	G158	4708	110	250	G38	3748	
11	RCM0	-4250	-238.5	71	D13	-1150	-238.5	131	Dummy	2050	-238.5	191	G156	4692	227	251	G36	3732	1 1
12	GNDO	-4200	-238.5	72	D12	-1090	-238.5	132	Dummy	2100	-238.5	192	G154	4676	110	252	G34	3716	
13	RCM1	-4150		73	D11	-1030	-238.5	133	Dummy	2150		193	G152	4660	227	253	G32	3700	1 1
14	VDDIO	-4100		74	D10	-970	-238.5	134	Dummy	2200		194	G150	4644	110	254	G30	3684	1 1
15	SRGB	-4050		75	D9	-910	-238.5	135	Dummy	2250		195	G148	4628	227	255	G28	3668	
16	GNDO	-4000	-238.5	76	D8	-850	-238.5	136	Dummy	2300	-238.5	196	G146	4612	110	256	G26	3652	1 1
17 18	SMX VDDIO	-3950	-238.5	77 78	D1 D3	-790 -730	-238.5	137 138	Dummy	2350	-238.5	197 198	G144 G142	4596 4580	227	257 258	G24 G22	3636 3620	1
	SMY	-3900		78	D3		-238.5		Dummy	2400					110		G22 G20	+	
19	GNDO	-3850		80	D5 D7	-670 -610	-238.5	139	Dummy Dummy	2450		199 200	G140	4564 4548	227	259 260	G20 G18	3604 3588	
20 21	IDM	-3800 -3750	-238.5 -238.5	81	TE	-610 -550	-238.5 -238.5	140 141	Dummy	2500 2550	-238.5 -238.5	200	G138 G136	4548	110 227	260 261	G18	3588	+-
22	VDDIO	-3700	-238.5	82	RESX	-490	-238.5	142	Dummy	2600	-238.5	202	G136	4532	110	262	G14	3556	
23	REV	-3650	-238.5	83	CSX	-490	-238.5	143	Dummy	2650	-238.5	202	G134 G132	4500	227	263	G14 G12	3540	
24	GNDO	-3600		84	D6	-370	-238.5	144	Dummy	2700		203	G132	4484	110	264	G12	3524	1
25	RL	-3550	-238.5	85	D6	-310	-238.5	145	Dummy	2750	-238.5	205	G128	4468	227	265	G8	3508	
26	VDDIO	-3500	-238.5	86	D2	-250	-238.5	146	AGND	2800		206	G126	4452	110	266	G6	3492	1
27	TB	-3450		87	IM2	-190	-238.5	147	AGND	2850		207	G124	4436	227	267	G6 G4	3476	1 1
28	GNDO	-3400		88	D0	-130	-238.5	148	AGND	2900		208	G122	4420	110	268	G2	3460	1
29	SHUT	-3350		89	WRX	-70	-238.5	149	VCL	2950		209	G120	4404	227	269	DUMMY5	+	+
30	VDDIO	-3300	-238.5	90	PCLK	0	-238.5	150	VCL	3000	-238.5	210	G118	4388	110	270	DUMMY6	_	
31	LCM0	-3250		91	DE	50	-238.5	151	VCL	3050		211	G116	4372	227	271	DUMMY7	+	
32	GNDO	-3200		92	HS	100	-238.5	152	Dummy	3100		212	G114	4356	110	272	DUMMY8		
33	LCM1	-3150		93	VS	150	-238.5	153	Dummy	3150		213	G112	4340	227	273	S396	3380	
34	VDDIO	-3100		94	TEST_IN[2]	200	-238.5	154	Dummy	3200		214	G110	4324	110	274	S395	3364	
35	GM2	-3050	-238.5	95	TEST IN[1]	250	-238.5	155	Dummy	3250	-238.5	215	G108	4308	227	275	S394	3348	
36	GNDO	-3000	-238.5	96	TEST IN[0]	300	-238.5	156	Dummy	3300	-238.5	216	G106	4292	110	276	S393	3332	
37	GM1	-2950		97	DGND	350	-238.5	157	Dummy	3350		217	G104	4276	227	277	S392	3316	
38	VDDIO	-2900	-238.5	98	DGND	400	-238.5	158	Dummy	3400	-238.5	218	G102	4260	110	278	S391	3300	
39	GM0	-2850		99	DGND	450	-238.5	159	Dummy	3450		219	G100	4244	227	279	S390	3284	
40	GNDO	-2800		100	DGND	500	-238.5	160	Dummy	3500		220	G98	4228	110	280	S389	3268	
41	SDA		-238.5	101	DGND	550	-238.5	161	Dummy	3550		221	G96	4212	227	281	S388	3252	
42	GS		-238.5	102	DGND	600	-238.5	162	Dummy	3600		222	G94	4196		282	S387	3236	1 1
43	SPI4W		-238.5	103	VDDI	650	-238.5	163	Dummy		-238.5	223	G92	4180		283	S386	3220	
44	VDDIO		-238.5	104	VDDI	700	-238.5	164	Dummy	3700		224	G90	4164		284	S385	3204	
	TESTMODE[2]		-238.5	105	VDDI	750	-238.5	165	Dummy	3750		225	G88	4148		285	S384	3188	
46	TEST_IN[5]		-238.5	106	VDDI	800	-238.5	166	Dummy	3800		226	G86	4132		286	S383	3172	
47	TEST_IN[4]		-238.5	107	VDDI	850	-238.5	167	Dummy	3850		227	G84	4116		287	S382	3156	
48	TEST_IN[3]		-238.5	108	VDDI	900	-238.5	168	Dummy		-238.5	228	G82	4100		288	S381	3140	
49	TESTOSC		-238.5	109	VCC	950	-238.5	169	Dummy	3950		229	G80	4084	227	289	S380	3124	
50	OSC		-238.5	110	VCC	1000	-238.5	170	VGL	4000		230	G78	4068	110	290	S379	3108	1 1
51	VPNL		-238.5	111	VCC	1050	-238.5	171	VGL		-238.5	231	G76	4052	227	291	S378	3092	
52	VPNL		-238.5	112	VCI1	1100	-238.5	172	VGL		-238.5	232	G74	4036		292	S377	3076	
53	VPNL		-238.5	113	VCI1	1150		173	VGH		-238.5	233	G72	4020		293	S376	3060	
54	VPNL		-238.5	114	VCI1	1200	-238.5	174	VGH	4200		234	G70	4004	110	294	S375	3044	_
55	VPNL		-238.5	115	Dummy	1250		175	VGH		-238.5	235	G68	3988	227	295	S374	3028	
56	VPNL		-238.5	116	Dummy		-238.5	176	VCOMH		-238.5	236	G66	3972	110	296	S373	3012	
57	AGND		-238.5	117	Dummy	1350	-238.5	177	VCOMH	4350		237	G64	3956	227	297	S372	2996	
58	AGND		-238.5	118	TEST_MODE[0]			178	VCOMH	4400		238	G62	3940	110	298	S371	2980	
59	AGND		-238.5		TEST_MODE[1]	1450	-238.5	179	VCOML	4450		239	G60	3924	227	299	S370	2964	
60	AGND		-238.5	120	AVDD		-238.5	180		4500		240	G58	3908	110	300	S369	2948	
لنب				_															






No	Nomo	Х	Υ	No	Nomo	Х	Υ	No	Nama	Х	Υ	No.	Nomo	Х	Υ	No.	Nama	Х Ү
No. 301	Name S368	2932	227	No. 361	Name S308	1972	227	No. 421	Name S248	1012	227	481	Name S192	-324	110	541	Name S132	-1284 110
302	S367	2916	110	362	S307	1956	110	422	S247	996	110	482	S191	-340	227	542	S131	-1300 227
303	S366	2900	227	363	S306	1940	227	423	S246	980	227	483	S190	-356	110	543	S130	-1316 110
304	S365	2884	110	364	S305	1924	110	424	S245	964	110	484	S189	-372	227	544	S129	-1332 227
305	S364	2868	227	365	S304	1908	227	425	S244	948	227	485	S188	-388	110	545	S128	-1348 110
306	S363	2852	110	366	S303	1892	110	426	S243	932	110	486	S187	-404	227	546	S127	-1364 227
307	S362	2836	227	367	S302	1876	227	427	S242	916	227	487	S186	-420	110	547	S126	-1380 110
308	S361	2820	110	368	S301	1860	110	428	S241	900	110	488	S185	-436	227	548	S125	-1396 227
309	S360	2804	227	369	S300	1844	227	429	S240	884	227	489	S184	-452	110	549	S124	-1412 110
310	S359	2788	110	370	S299	1828	110	430	S239	868	110	490	S183	-468	227	550	S123	-1428 227
311	S358	2772	227	371	S298	1812	227	431	S238	852	227	491	S182	-484	110	551	S122	-1444 110
312	S357	2756	110	372	S297	1796	110	432	S237	836	110	492	S181	-500	227	552	S121	-1460 227
313	S356	2740	227	373	S296	1780	227	433	S236	820	227	493	S180	-516	110	553	S120	-1476 110
314	S355	2724	110	374	S295	1764	110	434	S235	804	110	494	S179	-532	227	554	S119	-1492 227
315	S354	2708	227	375	S294	1748	227	435	S234	788	227	495	S178	-548	110	555	S118	-1508 110
316	S353	2692	110	376	S293	1732	110	436	S233	772	110	496	S177	-564	227	556	S117	-1524 227
317	S352	2676	227	377	S292	1716	227	437	S232	756	227	497	S176	-580	110	557	S116	-1540 110
318	S351	2660	110	378	S291	1700	110	438	S231	740	110	498	S175	-596	227	558	S115	-1556 227
319	S350	2644	227	379	S290	1684	227	439	S230	724	227	499	S174	-612	110	559	S114	-1572 110
320	S349	2628	110	380	S289	1668	110	440	S229	708	110	500	S173	-628	227	560	S113	-1588 227
321	S348	2612	227	381	S288	1652	227	441	S228	692	227	501	S172	-644	110	561	S112	-1604 110
322	S347	2596	110	382	S287	1636	110	442	S227	676	110	502	S171	-660	227	562	S111	-1620 227
323	S346	2580	227	383	S286	1620	227	443	S226	660	227	503	S170	-676	110	563	S110	-1636 110
324	S345	2564	110	384	S285	1604	110	444	S225	644	110	504	S169	-692	227	564	S109	-1652 227
325	S344	2548	227	385	S284	1588	227	445	S224	628	227	505	S168	-708	110	565	S108	-1668 110
326	S343	2532	110	386	S283	1572	110	446	S223	612	110	506	S167	-724	227	566	S107	-1684 227
327	S342	2516	227	387	S282	1556	227	447	S222	596	227	507	S166	-740	110	567	S106	-1700 110
328	S341	2500	110	388	S281	1540	110	448	S221	580	110	508	S165	-756	227	568	S105	-1716 227
329	S340	2484	227	389	S280	1524	227	449	S220	564	227	509	S164	-772	110	569	S104	-1732 110
330	S339	2468	110	390	S279	1508	110	450	S219	548	110	510	S163	-788	227	570	S103	-1748 227
331	S338	2452	227	391	S278	1492	227	451	S218	532	227	511	S162	-804	110	571	S102	-1764 110
332	S337	2436	110	392	S277	1476	110	452	S217	516	110	512	S161	-820	227	572	S101	-1780 227
333	S336	2420	227	393	S276	1460	227	453	S216	500	227	513	S160	-836	110	573	S100	-1796 110
334	S335	2404	110	394	S275	1444	110	454	S215	484	110	514	S159	-852	227	574	S99	-1812 227
335	S334	2388	227	395	S274	1428	227	455	S214	468	227	515	S158	-868	110	575	S98	-1828 110
336	S333	2372	110	396	S273	1412	110	456	S213	452	110	516	S157	-884	227	576	S97	-1844 227
337	S332	2356	227	397	S272	1396	227	457	S212	436	227	517	S156	-900	110	577	S96	-1860 110
338	S331	2340	110	398	S271	1380	110	458	S211	420	110	518	S155	-916	227	578	S95	-1876 227
339	S330	2324	227	399	S270	1364	227	459	S210	404	227	519	S154	-932	110	579	S94	-1892 110
340	S329	2308	110	400	S269	1348	110	460	S209	388	110	520	S153	-948	227	580	S93	-1908 227
341	S328	2292	227	401	S268	1332	227	461	S208	372	227	521	S152	-964	110	581	S92	-1924 110
342	S327	2276	110	402	S267	1316	110	462	S207	356	110	522	S151	-980	227	582	S91	-1940 227
343	S326	2260	227	403	S266	1300	227	463	S206	340	227	523	S150	-996	110	583	S90	-1956 110
344	S325	2244	110	404	S265	1284	110	464	S205	324	110	524	S149	-1012	227	584	S89	-1972 227
345	S324	2228	227	405	S264	1268	227	465	S204	308	227	525	S148	-1028	110	585	S88	-1988 110
346	S323	2212	110	406	S263	1252	110	466	S203	292	110	526	S147	-1044	227	586	S87	-2004 227
347	S322	2196	227	407	S262	1236	227	467	S202	276	227	527	S146	-1060	110	587	S86	-2020 110
348	S321	2180	110	408	S261	1220	110	468	S201	260	110	528	S145	-1076	227	588	S85	-2036 227
349	S320	2164	227	409	S260	1204	227	469	S200	244	227	529	S144	-1092	110	589	S84	-2052 110
350	S319	2148	110	410	S259	1188	110	470	S199	228	110	530	S143	-1108	227	590	S83	-2068 227
351	S318	2132	227	411	S258	1172	227	471	Dummy9	212	227	531	S142	-1124	110	591	S82	-2084 110
352	S317	2116	110	412	S257	1156	110	472	Dummy10	196	110	532	S141	-1140	227	592	S81	-2100 227
353	S316	2100	227	413	S256	1140	227	473	Dummy11	-196	110	533	S140	-1156	110	593	S80	-2116 110
354	S315	2084	110	414	S255	1124	110	474	Dummy12	-212	227	534	S139	-1172	227	594	S79	-2132 227
355	S314	2068	227	415	S254	1108	227	475	S198	-228	110	535	S138	-1188	110	595	S78	-2148 110
356	S313	2052	110	416	S253	1092	110	476	S197	-244	227	536	S137	-1204	227	596	S77	-2164 227
357	S312	2036	227	417	S252	1076	227	477	S196	-260	110	537	S136	-1220	110	597	S76	-2180 110
358	S311	2020	110	418	S251	1060	110	478	S195	-276	227	538	S135	-1236	227	598	S75	-2196 227
359	S310	2004	227	419	S250	1044	227	479	S194	-292	110	539	S134	-1252	110	599	S74	-2212 110
360	S309	1988	110	420	S249	1028	110	480	S193	-308	227	540	S133	-1268	227	600	S73	-2228 227
								ئت				ئنت				ئتت		, , ,



No.	Name	Χ	Υ	No.	Name	Х	Υ	No.	Name	Х	Υ
601	S72	-2244	110	661	S12	-3204	110	721	G89	-4164	110
602	S71	-2260	227	662	S11	-3220	227	722	G91	-4180	227
603	S70	-2276	110	663	S10	-3236	110	723	G93	-4196	110
604	S69	-2292	227	664	S9	-3252	227	724	G95	-4212	227
605	S68	-2308	110	665	S8	-3268 110		725	G97	-4228	110
606	S67	-2324	227	666	S7	-3284 227		726	G99	-4244	227
607	S66	-2340	110	667	S6	-3300	110	727	G101	-4260	110
608	S65	-2356	227	668	S5	-3316	227	728	G103	-4276	227
609	S64	-2372	110	669	S4	-3332	110	729	G105	-4292	110
610	S63	-2388	227	670	S3	-3348	227	730	G107	-4308	227
611	S62	-2404	110	671	S2	-3364	110	731	G109	-4324	110
612	S61	-2420	227	672	S1	-3380	227	732	G111	-4340	227
613	S60	-2436	110	673	Dummy13	-3396	110	733	G113	-4356	110
614	S59	-2452	227	674	Dummy14	-3412	227	734	G115	-4372	227
615	S58	-2468	110	675	Dummy15	-3428	110	735	G117	-4388	110
616	S57	-2484	227	676	Dummy16	-3444	227	736	G119	-4404	227
617	S56	-2500	110	677	G1	-3460	110	737	G121	-4420	110
618	S55	-2516	227	678	G3	-3476	227	738	G123	-4436	227
619	S54	-2532	110	679	G5	-3492	110	739	G125	-4452	110
620	S53	-2548	227	680	G7	-3508	227	740	G127	-4468	227
621	S52	-2564	110	681	G9	-3524	110	741	G129	-4484	110
622	S51	-2580	227	682	G11	-3540	227	742	G131	-4500	227
623	S50	-2596	110	683	G13	-3556	110	743	G133	-4516	110
624	S49	-2612	227	684	G15	-3572	227	744	G135	-4532	227
625	S48	-2628	110	685	G17	-3588	110	745	G137	-4548	110
626	S47	-2644	227	686	G19	-3604	227	746	G139	-4564	227
627	S46	-2660	110	687	G21	-3620	110	747	G141	-4580	110
628	S45	-2676	227	688	G23	-3636	227	748	G143	-4596	227
629											
	S44 S43	-2692 -2708	110 227	689 690	G25 G27	-3652	110 227	749	G145	-4612 -4628	110 227
630						-3668		750	G147		
631	S42	-2724	110	691	G29	-3684	110	751	G149	-4644	110
632	S41	-2740	227	692	G31	-3700	227	752	G151	-4660	227
633	S40	-2756	110	693	G33	-3716	110	753	G153	-4676	110
634	S39	-2772	227	694	G35	-3732 -3748	227	754	G155	-4692	227
635	S38	-2788	110		695 G37		110	755	G157	-4708	110
636	S37	-2804	227		696 G39		227	756	G159	-4724	227
637	S36	-2820	110		697 G41		110	757	G161	-4740	110
638	S35	-2836	227	698	G43	-3796 -3812	227	758	Dummy17	-4756	227
639	S34	-2852	110				110	759	Dummy18	-4772	110
640	S33	-2868	227	700	G47	-3828	227		=		
641	S32	-2884		701	G49	-3844	110	<u> </u>	ALK-R	4841	-220
642	S31	-2900	227	702	G51	-3860	227	<u> </u>	ALK-L	-4841	-220
643	S30	-2916	110	703	G53	-3876	110	-			
644	S29	-2932	227	704	G55	-3892	227	<u> </u>			
645	S28	-2948	110	705	G57	-3908	110	<u> </u>			
646	S27	-2964	227	706	G59	-3924	227	<u> </u>			
647	S26	-2980	110	707	G61	-3940	110	<u> </u>			
648	S25	-2996	227	708	G63	-3956	227				
649	S24	-3012	110	709	G65	-3972	110			ļ	
650	S23	-3028	227	710	G67	-3988	227	<u> </u>			
651	S22	-3044	110	711	G69	-4004	110				
652	S21	-3060	227	712	G71	-4020	227				
653	S20	-3076	110	713	G73	-4036	110				
654	S19	-3092	227	714	G75	-4052	227				
655	S18	-3108	110	715	G77	-4068	110				
656	S17	-3124	227	716	G79	-4084	227				
657	S16	-3140	110	717	G81	-4100	110				
658	S15	-3156	227	718	G83	-4116	227				
659	S14	-3172	110	719	G85	-4132	110				
660	S13	-3188	227	720	G87	-4148	227				
	-									•	









6. Function Description

6.1 MCU Interface Type Selection

The selection of a given interfaces are done by setting P68, IM2, IM1, and IM0 pins as show in below tables.

Table 6.1.1 MCU Interface Type Selection

P68	IM2	IM1	IMO	Interface	Read back selection
-	0	-	-	Serial interface	Via the read instruction (12-bit, 16-bit and 18-bit read parameter)
0	1	0	0	8080 MCU 8-bit Parallel	RDX strobe(8-bit read data and 8-bit read parameter)
0	1	0	1	8080 MCU 16-bit Parallel	RDX strobe(16-bit read data and 8-bit read parameter)
0	1	1	0	8080 MCU 9-bit Parallel	RDX strobe(9-bit read data and 8-bit read parameter)
0	1	1	1	8080 MCU 18-bit Parallel	RDX strobe(18-bit read data and 8-bit read parameter)
-	0	-	-	Serial interface	Via the read instruction (12-bit, 16-bit and 19-bit read parameter)
1	1	0	0	6800 MCU 8-bit Parallel	E strobe(8-bit read data and 8-bit read parameter)
1	1	0	1	6800 MCU 16-bit Parallel	E strobe(9-bit read data and 8-bit read parameter)
1	1	1	0	6800 MCU 9-bit Parallel	E strobe(16-bit read data and 8-bit read parameter)
1	1	1	1	6800 MCU 18-bit Parallel	E strobe(18-bit read data and 8-bit read parameter)





6.2 Serial Interface

The Module uses a 3-wire 9-bit serial interface or 4-pins/8bits bi-directional interface for communication between the micro controller and the LCD driver chip. The 3-pin serial use: CSX (chip enable), SCL(serial clock) and SDA(serial data input/output) and the 4-pins serial use: CSX(chip enable), D/XC(data/ command select), SCL(serial data input/output). Serial clock (SCL) is used for interface with MCU only, so it can be stopped when no communication is necessary.

Table 6.2.1 Serial Interface Type Selection

IM2	4WSPI	Interface	Read back selection
0	0	3-Pins Serial Interface	Via the read instruction(8-bits, 24-bits and 32-bits read parameter)
0	1	4-Pins Serial Interface	Via the read instruction(8-bits, 24-bits and 32-bits read parameter)

6.2.1 Command Write

The write mode of the interface means the micro controller writes commands and data to the LCD driver. 3-Pins serial data packet contains a control bit D/CX and a transmission byte and in 4-pins serial case, data packet contains just transmission byte and control bit D/CX is transferred by the D/CX pin. If D/CX is "low", the transmission byte is interpreted as a command byte. If D/CX is "high", the transmission byte is stored I the display data RAM (Memory write command), or command register as parameter.

Any instruction can be sent in any order to the Driver. The MSB is transmitted first. The serial interface is initialized when CSX is high status. In this state, SCL clock pulse or SDA data have no effect. A falling edge on CSX enables the serial interface and indicated the start of data transmission.

Figure1: 3-pins Serial Data Stream Format

Transmission byte(TB) may be a command or a date

MSB

LSB

D/CX

D7

D6

D5

D4

D3

D2

D1

D0

TB

D/CX

TB


D/CX

TB

Figure2: 4-pins Serial Data Stream Format

Transmission byte(TB) may be a command or a date

MSB



When CSX is "high", SCL clock is ignored. During the high time of CSX the serial interface is initialized. At the falling edge of CSX, SCL can be high or low. SDA is sampled at the rising edge of CSX. D/CX indicates, whether the byte is command code (D/CX='0') or parameter/RAM data (D/CX='1'). It is sampled when first rising edge of SCL (3-pin serial interface) or 8th rising edge of SCL (4-pins serial interface). If CSX stays low after the last bit of command/data byte, the serial interface expects the D/CX bit (3-pin serial interface) or D7(4-pins serial interface) of the next byte at the next rising edge of SCL.

6.2.2 Read Function




Figure3: 3-Pin Serial Protocol (for RDID1/RDID2/RDID3/0Ah/0Bh/0Ch/0Dh/0Eh/0Fh command:




Figure 4: 3-Pin Serial Protocol (for RDDID command: 24-bit read)




Figure5: 3-Pin Serial Protocol (for RDDST command: 32-bit read)




Figure6: 4-pins Serial Protocol (for RDID1/RDID2/RDID3/0AH/0BH/0CH/0DH/0EH/0FH command; 8-bits




Figure7: 4-pins Serial Protocol (for RDID command: 24-bits read)




Figure8: 4-pins Serial Protocol (for RDST command: 32-bits read)



6.3 8080-Series Parallel Interface (P68='0')

The MCU uses a 11-wires 8-data parallel interface or 12-wires 9-data parallel interface or 19-wires 16-data parallel interface or 21-wires 18-data parallel interface. The chip-select CSX (active low) enables and disables the parallel interface. RESX (active low) is an external reset signal. WRX is the parallel data write, RDX is the parallel data read and D[17:0] is parallel data.

The graphics controller chip reads the data at the rising edge of WRX signal. The D/CX is the data/command flag. When D/CX='1', D[17,0] bits are display RAM data or command parameters. When D/C='0', D[17,0] bits are commands.

The 8080-series bi-direction interface can be used for communication between the micro controller and LCD driver chip. The selection of this interface is done when P68 pin is low state (GND). Interface bus width can be selected with IM2, IM1 and IM0. The interface function of 8080-series parallel interface are given in Table 6.3.1.

P68 IM2 IM1 **IM0** D/CX RDX WRX Function Interface Write 8-bit command(D7 to D0) 0 1 lacktriangleWrite 8-bit display data or 8-bit parameter(D7 to 1 1 $\mathbf{\Lambda}$ 0 0 8-bit Parallel 0 1 1 Read 8-bit display data(D7 to D0) Λ 1 1 Read 8-bit parameter or status(D7 to D0) Λ Write 8-bit command(D7 to D0) 0 1 个 Write 16-bit display data or 8-bit parameter(D15 1 1 16-bit Λ 0 1 0 1 to D0) Parallel 1 \uparrow 1 Read 16-bit display data(D15 to D0) Read 8-bit parameter or status(D7 to D0) 1 Λ 1 0 1 $\mathbf{\Lambda}$ Write 8-bit command(D7 to D0) Write 9-bit display data or 8-bit parameter(D8 to 1 1 1 1 0 9-bit Parallel 0 1 1 Λ 1 Read 9-bit display data (D8 to D0) Read 8-bit parameter or status(D7 to D0) Λ 1 0 1 \uparrow Write 8-bit command(D7 to D0) Write 18-bit display data or 8-bit parameter(D17 18-bit 1 1 Λ 0 1 1 1 to D0) Parallel 1 Read 18-bit display data(D17 to D0) Λ Read 8-bit parameter or status(D7 to D0) 1 Λ


Table 6.3.1The function of 8080-series parallel interface

Note: applied for command code: DAh, DBh, DCh, 04h, 09h, 0Ah, 0Bh, 0Ch, 0Dh, 0Eh, 0Fh

6.3.1 Write Cycle/Sequence

The write cycle means that the host writes information (command or/and data) to the display via the interface. Each write cycle (WRX high-low-high sequence) consists of 3 control (D/CX, RDX, WRX) and data signals (D[17...0]). D/CX bit is a control signal, which tells if the data is a command or a data. The data signals are a command if the control signal is low (= '0') and vice versa it is data (= '1'). The write cycle is described in the following figure.





Note: WRX is an unsynchronized signal (it can be stopped)

Figure9: 8080-Series WRX Protocol





Figure 10: 8080-Series Parallel bus protocol (write to register or display RAM)

6.3.2 Read Cycle/Sequence

The read cycle (RDX high-low-high sequence) means that the host reads information from the display via interface. The display sends data (D[17...0]) to the host when there is a falling edge of RDX and the host reads data when there is a rising edge of RDX.



Note: RDX is an unsynchronized signal (It can be stopped).

Figure11: 8080-Series RDX Protocol




Figure 12: 8080-Series parallel bus protocol (Read from register or display RAM)



6.4 6800-Series Parallel Interface (P68='1')

The MCU uses a 11-wires 8-data parallel interface or 12-wires 9-data parallel interface or 19-wires 16-data parallel interface or 21-wires 18-data parallel interface. The chip-select CSX(active low) enables and disables the parallel interface. RESX(active low) is an external reset signal. WRX is the parallel data write, RDX is the parallel data read and D[17:0] is parallel data.

The Graphics Controller Chip reads the data at the falling edge of E signal when R/WX='1' and writes the data at the falling of the E signal when R/WX='0'. The D/CX is the data/command flag. When D/CX='1', D[17,0] bits are display RAM data or command parameters. When D/C='0', D[17,0] bits are commands.

The 6800-series bi-direction interface can be used for communication between the micro controller and LCD driver chip. The selection of this interface is done when P68 pin is high state (VDDI). Interface bus width can be selected with IM2, IM1 and IM0. The interface function of 6800-series parallel interface are given in Table 6.4.1.


Table 6.4.1 The function of 6800-series parallel interface

P68	IM2	IM1	IMO	Interface	D/CX	RDX	WRX	Function
					0	1	V	Write 8-bit command(D7 to D0)
					1	1	\	Write 8-bit display data or 8-bit parameter(D7 to D0)
1	1 1	0	0	8-bit Parallel	1	\	1	Read 8-bit display data(D7 to D0)
					1	\	1	Read 8-bit parameter or status(D7 to D0)
					0	1	\rightarrow	Write 8-bit command(D7 to D0)
1	1	0	1	16-bit Parallel	1	1	V	Write 16-bit display data or 8-bit parameter(D15 to D0)
1	'	U			1	V	1	Read 16-bit display data(D15 to D0)
					1	\	1	Read 8-bit parameter or status(D7 to D0)
				9-bit Parallel	0	1	V	Write 8-bit command(D7 to D0)
1	1	1	0		1	1	V	Write 9-bit display data or 8-bit parameter(D8 to D0)
1	'	'	0		1	\	1	Read 9-bit display data (D8 to D0)
					1	→	1	Read 8-bit parameter or status(D7 to D0)
					0	1	\rightarrow	Write 8-bit command(D7 to D0)
					1	1	4	Write 18-bit display data or 8-bit parameter(D17 to D0)
1	1	1	1	18-bit Parallel	1	V	1	Read 18-bit display data(D17 to D0)
					1	V	1	Read 8-bit parameter or status(D7 to D0)

Note: applied for command code: DAh, DBh, DCh, 04h, 09h, 0Ah, 0Bh, 0Ch, 0Dh, 0Eh, 0Fh

6.4.1 Write Cycle/Sequence

The write cycle means that the host writes information (command or/and data) to the display via the interface. Each write cycle (E low-high-low sequence) consists of 3 control (D/CX, E, R/WX) and data signals (D[17...0]). D/CX bit is a control signal, which tells if the data is a command or a data. The data signals are a command if the control signal is low (= '0') and vice versa it is data (= '1'). The write cycle is described in the following figure.



Note: E is unsynchronized signal (it can be stopped)

Figure 13: 6800-Series Write Protocol





Figure 14: 6800-Series parallel bus protocol (write to register or display RAM)

6.4.2 Read Cycle/Sequence

The read cycle means that the host reads information (commend or/and data) to the display via the interface. Each read cycle (E low-high-low sequence) consists of 3 control (D/CX, E, R/WX) and data (D[17...0]). D/CX bit is control signal, which tells if the data is a command or a data. The data signals are the command if the control signal is low (='0') and vice versa it is data (='1')



Note: E is an unsynchronized signal (It can be stopped).

Figure 15: 6800-Series Read Protocol




Figure 16: 6800-Series Parallel bus protocol (Read from register or display RAM)





6.5 Display Data Transfer Recovery

If there is a break in data transmission by RESX pulse, while transferring a Command or Frame Memory Data or Multiple Parameter command Data, before Bit D0 of the byte has been completed, then DRIVER will reject the previous its and have reset the interface such that it will be ready to receive command data again when the chip select line (CSX) is next activated after RESX have been High state. See the following example.




Figure 17: Serial bus protocol, write mode – interrupted by RESX

If there is a break in data transmission by CSX pulse, while transferring a Command or Frame Memory Data or Multiple Parameter command data, before Bit D0 of the byte has been completed. Then the DRIVER will reject the previous bits and have reset the interface such that it will be ready to receive the same byte re-transmitted when the chip select line(CSX) is next activated. See the following example.




Figure 18: Serial bus protocol, write mode – interrupted by CSX

If1, 2 or more parameter command is being sent and a break occurs while sending any parameter before the last one and if the host then sends a new command rather than re-transmitting the parameter that was interrupted, then the parameters that were successfully sent are stored and the parameter where the break occurred is rejected. The interface is ready to receive next byte as show below.

Note: Break can be e.g. another command or noise pulse.

6.6 Display Data Transfer Pause

It will be possible when transferring a Command, Frame Memory Data or Multiple Parameter Data to invoke a pause in the data transmission. If the Chip Select Line is released after a whole byte of a Frame Memory Data or Multiple Parameter Data has been completed, then the Display Module will wait and continue the Frame Memory Data or Parameter Data Transmission from the point where it was paused. If the Chip Select Line is released after a whole byte of a command has been completed, then the Display Module will receive either the command's parameters (if appropriate) or a new command when the Chip Select Line is next enabled as shown below:




Figure 19: Write interrupts recovery (serial interface)

If 1, 2 or more parameter command is being sent and a break occurs by the other command before the last one is sent, then the parameters that were successfully sent are stored and the other parameter of command remains previous value.




Figure 20: Write interrupts recovery (both serial and parallel interface)

6.6.1 Serial Interface Pause




Figure21: Serial interface Pause Protocol (pause by CSX)




Figure 22: Parallel bus Pause Protocol (paused by CSX)

This applies to the following 4 conditions:

- 1. Command-Pause-Command
- 2. Command-Pause-Parameter
- 3. Parameter-Pause-Command
- 4. Parameter-Pause-Parameter






6.7 Display Data Transfer Mode

The Module has three kinds color modes for transferring data to the display RAM. These are 12-bit color per pixel, 16-bit color per pixel and 18-bit color per pixel. The data format is described for each interface. Data can be downloaded to the Frame Memory by 2 methods.

Method 1:


The Image data is sent to the Frame Memory in successive Frame writes, each time the Frame Memory is filled, the Frame Memory pointer is reset to the start point and the next Frame is written.



Method 2:

Image Data is sent and at the end of each Frame Memory download, a command is sent to stop Frame Memory Write. Then Start Memory Write command is sent, and a new Frame is downloaded.

Start



Note:

- 1. These apply to this Data Transfer Color mode on both Serial and Parallel interfaces.
- 2. The Frame Memory can contain both odd and even number of pixels for both Methods. Only complete pixel data will be stored in the Frame Memory.



6.8 RGB Interface

6.8.1 RGB Interface Selection


The RGB interface mode is available for ILI9163C and the interface is selected by setting the VIPF[3:0] bits as following table.

٧	VIPF[3:0]			RGB Interface	Data Bus
0	1	1	0	18-bit RGB interface	D[17:0]
0	1	0	1	16-bit RGB interface	D[17:13], D[11:1]
1	1	1	0	6-bitRGB interface	D[7:2]
Others				Setting pro	hibited


The display operation via RGB interface is synchronized with the VS, HS and PCLK signals. The RGB interface transfers the updated data to GRAM and the update area is defined by the window address function. The back porch and back porch are used to set the RGB interface timing.

Parallel RGB Interface Set Table

18-bit data bus interface (D[17:0] is used), VIPF[3:0] = 0110



16-bit data bus interface (D[17:13] and D[11:1] are used), VIPF[3:0] = 0101



6-bit data bus interface (D[7:2] is used), VIPF[3] = 1110

	First Transfer							Se	econd	Transf	er		Third Transfer					
	D7	D6	D5	D4	D3	D2	D7	D6	D5	D4	D3	D2	D7	D6	D5	D4	D3	D2
18bpp Frame Memory Write	R[5]	R[4]	R[3]	R[2]	R[1]	R[0]	G[5]	G[4]	G[3]	G[2]	G[1]	G[0]	B[5]	B[4]	B[3]	B[2]	B[1]	B[0]

Pixel clock (PCLK) is running all the time without stopping and it is used to entering VS, HS, EN and D[17:0] states when there is a rising edge of the PCLK. The PCLK can not be used as continues internal clock for other functions of the display module.

Vertical synchronization (VS) is used to tell when there is received a new frame of the display. This is high enable and its state is read to the display module by a rising edge of the PCLK signal.

Horizontal synchronization (HS) is used to tell when there is received a new line of the frame. This is low enable and its state is read to the display module by a rising edge of the PCLK signal.



Data Enable (EN) is used to tell when there is received RGB information that should be transferred on the display. This is a high enable and its state is read to the display module by a rising edge of the PCLK signal. D[17:0] are used to tell what is the information of the image that is transferred on the display (When EN= '1' and there is a rising edge of PCLK). D[17:0] can be '0' (low) or '1' (high). These lines are read by a rising edge of the PCLK signal.





Figure 23: GRAM Access Area by RGB Interface





6.8.2 RGB Interface Timing

The timing chart of 18-/16-bit RGB interface mode is shown as below.



VLW: VS Low Width HLW: HS Low Width


DTST: Data Transfer Startup Time

Figure 24: Timing Chart of Signals in 18-/16-bit RGB Interface Mode





The timing chart of 6-bit RGB interface mode is shown as below:



VLW: VS Low Width HLW: HS Low Width

DTST: Data Transfer Startup Time

Note 1: In 6-bit RGB interface mode, each dot of one pixel (R, G and B) is transferred in synchronization with PCLK.

Note 2: In 6-bit RGB interface mode, set the cycles of VS, HS and EN to 3 multiples of PCLK.

Figure 25: Timing Chart of Signals in 6-bit RGB Interface Mode





6.8.3 RGB Interface Mode Set

ILI9163C supplies a RGB interface with DE mode and can be controlled by external RCM[1:0] pins.

RCM1	RCM0	Resolution selection	
0	0	MCU interface mode	
0	1	MCU interface mode	
1	0	RGB interface(1)	
1	1	RGB interface(2)	

There are 2-kinds of RGB mode which is selected by RCM1 & RCM0 hardware pins.

In RGB Mode 1 : (RCM1, RCM0 = "10"), writing data to frame memory is done by PCLK and Video Data Bus, when DE is high state. The external synchronization signals (PCLK, VS and HS) are used for internal display signals. So, controller (host) must always transfer PCLK, VS, HS and DE signals to driver.

In RGB Mode 2: (RCM1, RCM0 = "11"), blanking porch setting of VS and HS signals are defined by RGBBPCTR (B5h)command. DE pin is used for data making. When DE pin is high, valid data is directly stored to frame memory. In the contrast, if DE pin is low, valid data will becomes "00" and stored to frame memory.






6.9 Display Data Color Coding

6.9.1 Serial Interface

Different display data formats are available for three colors depth supported by the LCM listed below.

- ♦ 4k colors, RGB 4-4-4-bits input
- ♦ 65K colors, RGB 5-6-5-bits input
- ♦ 262K colors, RGB 6-6-6-bits input


3-pin 9-bit data protocol



- Note 1: pixel data with the 12-bits color depth information.
- Note 2: The most significant bits are: Rx3, Gx3 and Bx3
- Note 3: The least significant bits are:Rx⁰, Gx⁰ and Bx⁰
- Note 4: X = don't care Can be set to '0' or '1'

Figure26: Write data for RGB4-4-4 bits input

4-pin 8-bit Series data protocol







Note 1: pixel data with the 16-bits color depth information.

Note 2: The most significant bits are: Rx4, Gx5 and Bx4

Note 3: The least significant bits are:Rx0, Gx0 and Bx0

Note 4: X = Don't care - Can be set to '0' or '1'

Figure 27: Write data for RGB 5-6-5-bits input

3-pin 9-bit Series data protocol





Figure 28: Write data for RGB 6-6-6 bits input

4-pin 8-bit Series data protocol




Note 1: pixel data with the 18-bits color depth_information.

Note 2: The most significant bits are: Rx⁵, Gx⁵ and Bx⁵ Note 3: The least significant bits are:Rx⁰, Gx⁰ and Bx⁰




Read data for 3-W SPI RGB



Note: X = Don't care - Can be set to '0' or '1'

Read data for 4-W SPI RGB



Note: X = Don't care - Can be set to '0' or '1'

Figure29: Read data for SPI RGB 6-6-6-bits




6.9.2 8-bit Parallel Interface (IM2='1', IM[1:0] ="00")

Different display data formats are available for three colors depth supported by listed below

- ♦ 4k colors, RGB4-4-4-bits input
- ♦ 65K colors, RGB5-6-5-bits input
- ♦ 262K colors, RGB6-6-6-bits input

2 pixels (6 sub-pixels) per 3 transfer



Note 1: The data order is as follows, MSB=D7, LSB=D0 and picture data is MSB=Bit3, LSB=Bit 0 for Red, Green and Blue data.


Note 2: 3-times transfer is used to transmit 1 pixel data with the 12-bits color depth information.

Figure 30: Write 8-bit data for RGB 4-4-4-bits input









Note 1: The data order is as follows, MSB=D7, LSB=D0 and picture data is MSB=Bit3, LSB=Bit 0 for Green and MSB=Bit4, LSB=Bit0 for Red, Green and Blue data.


Note 2: 2-times transfer is used to transmit 1 pixel data with the 16-bits color depth information.

Figure31: Write 8-bits data for RGB 5-6-5-bits input





1 pixel (3 sub-pixels) per 3 transfer



Note 1: The data order is as follows, MSB=D7, LSB=D0 and picture data is MSB=Bit5, LSB=Bit 0 for Red, Green and Blue data.

Note 2: 3-times transfer is used to transmit 1 pixel data with the 18-bits color depth information.


Figure 32: Write 8-bit data for RGB 6-6-6-bits input



6.9.3 16-bit Parallel Interface (IM2='1', IM1, IM0="01")

Different display data formats are available for three colors depth supported by listed below

- ♦ 4k colors, RGB 4-4-4-bits input
- ♦ 65K colors, RGB 5-6-5-bits input
- ♦ 262K colors, RGB 6-6-6-bits input



Note1: The data order is as follows, MSB = D15, LSB = D0 and picture data is MSB = Bit3, LSB = Bit0 for Red, Green and Blue data.


Note 2: 1-times transfer (D7 to D0) is used to transmit 1 pixel data with the 12-bit color depth information.

Figure 33: Write 16-bit data for RGB4-4-4-bits input (4k-color)





1 pixel (3 sub-pixels) per 1 transfer, 16-bits/pixel



Note1: The data order is as follows, MSB = D15, LSB = D0 and picture data is MSB = Bit5, LSB = Bit0 for Red and Blue and MSB=Bit5, LSB=Bit 0 for Green data.


Note 2: 1-time transfer (D7 to D0) is used to transmit 1 pixel data with the 18-bit color depth information.

Figure 34: Write 16-bit data for RGB 5-6-5-bits input (65k colors)





2 pixels (6 sub-pixels) per 2 transfer, 18-bits/pixel



Note1: The data order is as follows, MSB = D15, LSB = D0 and picture data is MSB = Bit2, LSB = Bit0 for Red and Green and MSB=Bit1, LSB=Bit 0 for Blue data.

Note 2: 1-time transfer (D7 to D0) is used to transmit 1 pixel data with the 8-bit color depth information.

Figure35: Write 16-bit data for RGB 6-6-6-bits input (262K colors)




6.9.4 9-bit Parallel Interface (IM2='2', IM1, IM0="10")

Different display data formats are available for three colors depth supported by listed below

♦ 262K colors, RGB6-6-6-bits input

2 pixels (6 sub-pixels) per 4 transfer, 18-bits/pixel



Note1: The data order is as follows, MSB = D8, LSB = D0 and picture data is MSB = Bit5, LSB = Bit0 for Red and Green and Blue data

Note 2: 3-times is used to transmit 1 pixel data with the 18-bit color depth information.

Figure 36: Write 9-bit data for RGB 6-6-6-bits input(262k-color)






6.9.5 18-bit Parallel Interface (IM2='1', IM1, IM0="11")

Different display data formats are available for three colors depth supported by listed below

- ♦ 4k colors, RGB 4-4-4-bits input
- ♦ 65K colors, RGB 5-6-5-bits input
- ♦ 262K colors, RGB 6-6-6-bits input

1 pixel (3 sub-pixels) per 1 transfer, 12-bits/pixel



Note1: The data order is as follows, MSB = D11, LSB = D0 and picture data is MSB = Bit3, LSB = Bit0 for Red, Green and Blue data.


Note 2: 1-time is used to transmit 1 pixel data with the 12-bit color depth information.

Figure 37: Write 18-bits data for RGB 4-4-4-bits input (4k colors)





1 pixel (3 sub-pixels) per 1 transfer, 16-bits/pixel




Note1: The data order is as follows, MSB = D15, LSB = D0 and picture data is MSB = Bit5, LSB = Bit0 for Green and MSB=Bit 4, LSB=Bit 0 for Blue data.

Note 2: 1-time is used to transmit 1 pixel data with the 16-bit color depth information.

Figure 38: Write 18-bits data for RGB 5-6-5-bits input (65k-color)







Note1: The data order is as follows, MSB = D17, LSB = D0 and picture data is MSB = Bit5, LSB = Bit0 for Red, Green and Blue data.

Note 2: 1-time(D17 to D0) is used to transmit 1 pixel data with the 18-bit color depth information.

Figure 39: Write 18-bit data for RGB 6-6-6-bits input (262K colors)






7. Display Data RAM

7.1 Configuration

The display data RAM stores display dots and consists of 384,504 bits (132x18x162 bits). There is no restriction on access to the RAM even when the display data on the same address is loaded to DAC.

There will be no abnormal visible effect on the display when there is a simultaneous Panel Read and Interface Read or Write to the same location of the Frame Memory.








7.2 Memory to Display Address Mapping


7.2.1 132RGB x 132 resolution (GM[2:0] = "101", SMX=SMY=SRGB='0')








7.2.2 130RGB x 130 resolution(GM[2:0] = "100", SMX=SMY=SRGB='0')







7.2.3 128RGB x 160 resolution (GM[2:0] = "011", SMX=SMY=SRGB='0')



Note

RA = Row Address

CA = Column Address

SA = Scan Address


MX = Mirror X-axis (Column address direction parameter), D6 parameter of MADCTL command

ML = Scan direction parameter, D4 parameter of MADCTL command





7.2.4 120RGB x 160 resolution (GM[2:0] = "010", SMX=SMY=SRGB='0')



Note

RA = Row Address

CA = Column Address

SA = Scan Address


MX = Mirror X-axis (Column address direction parameter), D6 parameter of MADCTL command

ML = Scan direction parameter, D4 parameter of MADCTL command





7.2.5 128RGB x 128 resolution (GM[2:0] = "001", SMX=SMY=SRGB='0')



Note

RA = Row Address

CA = Column Address

SA = Scan Address


MX = Mirror X-axis (Column address direction parameter), D6 parameter of MADCTL command

ML = Scan direction parameter, D4 parameter of MADCTL command





7.2.6 132RGB x 162 resolution (GM[2:0] = "000", SMX=SMY=SRGB='0')



Note

RA = Row Address

CA = Column Address

SA = Scan Address

MX = Mirror X-axis (Column address direction parameter), D6 parameter of MADCTL command

ML = Scan direction parameter, D4 parameter of MADCTL command





7.3 MCU to memory write/read direction (Address Counter)

The address counter set the addresses of the display data RAM for writing and reading.

Data is written pixel-wise into the RAM matrix of DRIVER. The data for one pixel or two pixels is collected(RGB 6-6-6-bit), according to the data formats. As soon as this pixel-data information is complete the "Write access" is activated on the RAM. The locations of RAM are addressed by the address pointers. When GM=011, 132RGB x 162, the address ranges are X=0 to X=131 (83h) and Y=0 to Y=161 (A1h). Addresses outside these ranges are not allowed. Before writing to the RAM a window must be defined into which will be written. The window is programmable via the command register XS, YS designating the start address and XE, YE designating the end address.

For example the whole display contents will be written, the window is defined by the following values: XS=0(0h) YS=0(0h) and XE=131(83h), YE=161(A1h)

In vertical addressing mode (MV=1), the Y-address increments after each byte, after the last Y-address (Y=YE), Y wraps around to YS and X increments to address the next column. In horizontal addressing mode (V=0), the X-address increments after each byte, after the last X-address(X=XE), X wraps around to XS and Y increments to address the next row. After the every last address (X=XE and Y=YE) the address pointers wrap around to address (X=XS and Y=YS)

For flexibility in handling a wide variety of display architectures, the commands "CASET, RASET" and "MADCTR", define flags MX and MY, which allows mirroring of the X-address and Y-address. All combinations of flags are allowed. Below table shows the available combinations of writing to the display RAM. When MX, MY and MV will be changed the data bust be rewritten to the display RAM.

For each image orientation, the controls for the column and page counters apply as below: -

Condition	Column Counter	Row Counter
When RAMWR/RAMRD command is accepted	Return to "Start	Return to "Start
	Column (XS)"	Row (YS)
Complete Pixel Read/Write action	Increment by 1	No change
The Column counter value is larger than "End Column(XE)"	Return to "Start	Increment by 1
	Column (XS)"	
The Column counter value is larger than "End Column (XE)" and the	Return to "Start	Return to "Start
Row counter value is larger than "End Row(YE)"	Column (XS)"	Row (YS)





Figure 40: Frame Data Write Direction According to the MADCTR parameters (MV, MX and MY)

Display Data		IADCT aramet	er	Image in the Memory	Image in the Driver (DDRAM)
Direction	MV	MX	MY	(MPU)	,
Normal	0	0	0	B	H/W position(0,0) X-Y address (0,0) X: CASET Y: RASET
Y-Mirror	0	0	1	B	H/W position(0,0) X-Y address (0,0) X: CASET Y: RASET
X-Mirror	0	1	0	B	H/W position(0,0) B X-Y address (0,0) X: CASET Y: RASET
X-Mirror Y-Mirror	0	1	1	B	H/W position(0,0) E X-Y address (0,0) X: CASET Y: RASET
X-Y Exchange	1	0	0	B	H/W position(0,0) X-Y address (0,0) X: CASET Y: RASET
X-Y Exchange Y-Mirror	1	0	1	B	H/W position(0,0) X-Y address (0,0) X: CASET Y: RASET
XY Exchange	1	1	0	B	H/W position(0,0) X-Y address (0,0) X: CASET Y: RASET
XY Exchange	1	1	1	B	H/W position(0,0) X-Y address (0,0) X: CASET Y: RASET





8. Tearing Effect Output Line

The Tearing Effect output line supplies to the MCU a Panel synchronization signal. This signal can be enabled or disabled by the Tearing Effect Line Off & On commands. The mode of the Tearing Effect Signal is defined by the Parameter of the Tearing Effect Line On command.

The signal can be used by the MCU to synchronize Frame Memory Writing when displaying video images.

8.1 Tearing Effect Line Modes

Mode 1, the Tearing Effect Output signal consists of V-Sync information only:



tvdh = The LCD display is not updated from the Frame Memory.


Tvdl = The LCD display is updated from the Frame Memory (except Invisible Line – see below).

Mode 2, the Tearing Effect Output signal consists of V-Sync and H-Sync information, There is one V-sync and 162 H-sync pulses per field:



thdh = The LCD display is not updated from the Frame Memory.

T^{hdl} = The LCD display is updated from the Frame Memory (except Invisible Line – see above).



Note: During Sleep In Mode, the Tearing Effect Output Pin is active Low.

8.2 Tearing Effect Line Timing

The Tearing Effect signal is described below:





Table 8.2.1 AC characteristics of Tearing Effect Signal Idle Mode Off/On (Frame Rate = 58.9Hz)

Symbol	Parameter	min	max	unit	descritpion
tvdl	Vertical Timing Low Duration	13	-	Ms	
tvdh	Vertical Timing High Duration	1000	-	μs	
thdl	Horizontal Timing Low Duration	33	-	μs	
thdh	Horizontal Timing High Duration	25	500	μs	

Notes:

- 1. The timings in Table 8.2.1 apply when MADCTL B4=0 and B4=1
- 2. The signal's rise and fall times (tf, tr) are stipulated to be equal to or less than 15ns.

Figure41: Rise and fall times




The Tearing Effect Output Line is fed back to the MCU and should be used as shown below to avoid Tearing Effect:







8.2.1 Example 1 MCU Write is Faster than Panel Read



Data write to Frame Memory is now synchronized to the Panel Scan. It should be written during the vertical sync pulse of the Tearing Effect Output Line. This ensures that data is always written ahead of the panel scan and each Panel Frame refresh has a complete new image:



8.2.2 Example 2 MCU Write is slower than Panel Read




The MCU to Frame Memory write begins just after Panel Read has commenced i.e. after one horizontal sync





pulse of the Tearing Effect Output Line. This allows time for the image to download behind the Panel Read pointer and finishing download during the subsequent Frame before the Read Pointer "catches" the MCU to Frame memory write position.







9. Power ON/OFF Sequence

VDDI and VPNL can be applied in any order.

VPNL and VDDI can be powered down in any order.

During power off, if LCD is in the Sleep Out mode, VPNL and VDDI must be powered down minimum 120msec after RESX has been released.

During power off, if LCD is in the Sleep In mode, VDDI or VPNL can be powered down minimum 0msec after RESX has been released.


CSX can be applied at any timing or can be permanently grounded. RESX has priority over CSX.

Notes:

- 1. There will be no damage to the display module if the power sequences are not met.
- 2. There will be no abnormal visible effects on the display panel during the Power On/Off Sequences.
- 3. There will be no abnormal visible effects on the display between end of Power On Sequence and before receiving Sleep Out command. Also between receiving Sleep In command and Power Off Sequence.
- 4. If RESX line is not held stable by host during Power On Sequence as defined in Sections 9.1 and 9.2, then it will be necessary to apply a Hardware Reset (RESX) after Host Power On Sequence is complete to ensure correct operation. Otherwise function is not guaranteed.

9.1 Case 1 – RESX line is held high or Unstable by Host at Power –On

If RESX line is held high or unstable by the host during Power On, then a Hardware Reset must be applied after both VPNL and VDDI have been applied – otherwise correct functionality is not guaranteed. There is no timing restriction upon this hardware reset.




Note: Unless otherwise specified, timings herein show cross point at 50% of signal/power level.

9.2 Case 2 – RESX line is held Low by Host at Power On

If RESX line is held Low (and stable) by the host during Power On, then the RESX must be held low for minimum



10µsec after both VPNL and VDDI have been applied.



Note: Unless otherwise specified, timings herein show cross point at 50% of signal/power level.

9.3 Uncontrolled Power Off

The uncontrolled power off means a situation when e.g. there is removed a battery without the controlled power off sequence. The display module must meet following requirements:

- 1. There cannot be any damages for the display module or the display module cannot cause any damages for the host or lines of the interface.
- 2. There cannot be any abnormal visible effects (= Display must be blank) within 1 second on the display and remains blank until "Power On Sequence" powers it up.





10. Power Level Definition

10.1 Power Levels

6 level modes are defined they are in order of Maximum Power consumption to Minimum Power Consumption:

- 1. Normal Mode On (full display), Idle Mode Off, Sleep Out.
 - In this mode, the display is able to show maximum 262,144 colors.
- 2. Partial Mode On, Idle Mode Off, Sleep Out.
 - In this mode part of the display is used with maximum 262,144 colors.
- 3. Normal Mode On (full display), Idle Mode On, Sleep Out.
 - In this mode, the full display area is used but with 8 colors.
- 4. Partial Mode On, Idle Mode On, Sleep Out.
 - In this mode, part of the display is used but with 8 colors.
- 5. Sleep In Mode.

In this mode, the DC:DC converter, Internal oscillator and panel driver circuit are stopped. Only the MCU interface and memory works with VDDI power supply. Contents of the memory are safe.


V. .¬ Power Off Mode.

In this mode, both VPNL and VDDI are removed.

Note: Transition between modes 1-5 is controllable by MCU commands. Mode 6 is entered only when both Power supplies are removed.




10.2 Power Flow Chart



- Note 1: There is not any abnormal visual effect when there is changing from one power mode to another power mode.
- Note 2: There is not any limitation, which is not specified by Nokia, when there is changing from one power mode to another power mode.
- Note 3: It is recommended that it should be enter Sleep in before power off.

11. Gamma Curves





12. Reset

12.1 Registers

The registers that are initialized are listed below.

Reset Table (Default Value, GM=000, 128RGB x 160)

Item	After Power On	After Hardware Reset	After Software Reset
Frame memory	Random	No Change	No Change
Sleep In/Out	ln	ln	In
Display In/Out	Off	Off	Off
Display mode(normal/partial)	Normal	Normal	Normal
Display Inversion On/Off	Off	Off	Off
Display Idle Mode On/Off	Off	Off	Off
Column: Start Address(XS)	0000h	0000h	0000h
Column: end Address(XE)	007Fh	007Fh	007Fh(127d) (when MV=0) 009Fh(159d) (when MV=1)
Row: Start Address(YS)	0000h	0000h	0000h
Row: End Address(YE)	009Fh	009Fh	009Fh(159d) (when MV=0) 007Fh(127d) (when MV=1)
Gamma Setting	GC0	GC0	GC0
Color Set	TBD	TBD	No Change
Partial: Start Address(PSL)	0000h	0000h	0000h
Partial: End Address(PEL)	009Fh	009Fh	009Fh
Scroll: Vertical scrolling	Off	Off	Off
Scroll: Top Fixed Area(TFA)	0000h	0000h	0000h
Scroll: Scroll area(VSA)	00A0h	00A0h	00A0h
Scroll: Bottom Fixed Area (BFA)	0000h	0000h	0000h
Scroll Start Address(SSA)	0000h	0000h	0000h
Tearing: On/Off	Off	Off	Off
Tearing Effect Mode*3	0(Mode1)	0(Mode1)	0(Mode1)
Memory Data Access Control (MY/MX/MV/ML/MH/RGB)	0/0/0/0/0/0	0/0/0/0/0/0	No change
Interface Pixel Color Format	6 (18-Bit/Pixel)	6 (18-Bit/Pixel)	No change
RDDPM	08h	08h	08h
RDDMADCTR	00h	00h	No change
RDDCOLMOD	6 (18-Bit/Pixel)	6 (18-Bit/Pixel)	No change
RDDIM	00h	00h	00h
RDDSM	00h	00h	00h
RDDSDR	00h	00h	00h
ID1	54h	54h	54h
ID2	MTP Value	MTP Value	MTP Value
ID3	MTP Value	MTP Value	MTP Value

Notes:

- 1. There will be no abnormal visible effects on the display when S/W or H/W Reset are applied.
- 2. After Powered-On Reset finishes within 10µs after both VPNL & VDDI are applied.
- 3. Mode 1 means Tearing Effect Output Line consists of V-Blanking Information only.





Reset Table (Default Value, GM=010, 120RGB x 160)

Item	After Power On	After Hardware Reset	After Software Reset
Frame memory	Random	No Change	No Change
Sleep In/Out	In	In	In
Display In/Out	Off	Off	Off
Display mode(normal/partial)	Normal	Normal	Normal
Display Inversion On/Off	Off	Off	Off
Display Idle Mode On/Off	Off	Off	Off
Column: Start Address(XS)	0000h	0000h	0000h
Column: end Address(XE)	0077h	0077h	0077h(119d) (when MV=0) 0077h(159d) (when MV=1)
Row: Start Address(YS)	0000h	0000h	0000h
Row: End Address(YE)	009Fh	009Fh	009Fh(159d) (when MV=0) 0077h(119d) (when MV=1)
Gamma Setting	GC0	GC0	GC0
Color Set	TBD	TBD	No Change
Partial: Start Address(PSL)	0000h	0000h	0000h
Partial: End Address(PEL)	009Fh	009Fh	009Fh
Scroll: Vertical scrolling	Off	Off	Off
Scroll: Top Fixed Area(TFA)	0000h	0000h	0000h
Scroll: Scroll area(VSA)	00A0h	00A0h	00A0h
Scroll: Bottom Fixed Area (BFA)	0000h	0000h	0000h
Scroll Start Address(SSA)	0000h	0000h	0000h
Tearing: On/Off	Off	Off	Off
Tearing Effect Mode*3	0(Mode1)	0(Mode1)	0(Mode1)
Memory Data Access Control (MY/MX/MV/ML/MH/RGB)	0/0/0/0/0/0	0/0/0/0/0/0	No change
Interface Pixel Color Format	6 (18-Bit/Pixel)	6 (18-Bit/Pixel)	No change
RDDPM	08h	08h	08h
RDDMADCTR	00h	00h	No change
RDDCOLMOD	6 (18-Bit/Pixel)	6 (18-Bit/Pixel)	No change
RDDIM	00h	00h	00h
RDDSM	00h	00h	00h
RDDSDR	00h	00h	00h
ID1	54h	54h	54h
ID2	MTP Value	MTP Value	MTP Value
ID3	MTP Value	MTP Value	MTP Value

Notes:

- 1. There will be no abnormal visible effects on the display when S/W or H/W Reset are applied.
- 2. After Powered-On Reset finishes within 10µs after both VPNL & VDDI are applied.
- 3. Mode 1 means Tearing Effect Output Line consists of V-Blanking Information only.





Reset Table (Default Value, GM=010, 128RGB x 128)

Item	After Power On	After Hardware Reset	After Software Reset
Frame memory	Random	No Change	No Change
Sleep In/Out	In	In	In
Display In/Out	Off	Off	Off
Display mode(normal/partial)	Normal	Normal	Normal
Display Inversion On/Off	Off	Off	Off
Display Idle Mode On/Off	Off	Off	Off
Column: Start Address(XS)	0000h	0000h	0000h
Column: end Address(XE)	007Fh	007Fh	007Fh(127d) (when MV=0) 0077h(127d) (when MV=1)
Row: Start Address(YS)	0000h	0000h	0000h
Row: End Address(YE)	007Fh	007Fh	007Fh(127d) (when MV=0) 007Fh(127d) (when MV=1)
Gamma Setting	GC0	GC0	GC0
Color Set	TBD	TBD	No Change
Partial: Start Address(PSL)	0000h	0000h	0000h
Partial: End Address(PEL)	007Fh	007Fh	007Fh
Scroll: Vertical scrolling	Off	Off	Off
Scroll: Top Fixed Area(TFA)	0000h	0000h	0000h
Scroll: Scroll area(VSA)	0080h	0080h	0080h
Scroll: Bottom Fixed Area (BFA)	0000h	0000h	0000h
Scroll Start Address(SSA)	0000h	0000h	0000h
Tearing: On/Off	Off	Off	Off
Tearing Effect Mode*3	0(Mode1)	0(Mode1)	0(Mode1)
Memory Data Access Control (MY/MX/MV/ML/MH/RGB)	0/0/0/0/0/0	0/0/0/0/0/0	No change
Interface Pixel Color Format	6 (18-Bit/Pixel)	6 (18-Bit/Pixel)	No change
RDDPM	08h	08h	08h
RDDMADCTR	00h	00h	No change
RDDCOLMOD	6 (18-Bit/Pixel)	6 (18-Bit/Pixel)	No change
RDDIM	00h	00h	00h
RDDSM	00h	00h	00h
RDDSDR	00h	00h	00h
ID1	54h	54h	54h
ID2	MTP Value	MTP Value	MTP Value
ID3	MTP Value	MTP Value	MTP Value

Notes:

- 1. There will be no abnormal visible effects on the display when S/W or H/W Reset are applied.
- 2. After Powered-On Reset finishes within 10µs after both VPNL & VDDI are applied.
- 3. Mode 1 means Tearing Effect Output Line consists of V-Blanking Information only.





Reset Table (Default Value, GM=011, 132RGB x 162)

Item	After Power On	After Hardware Reset	After Software Reset
Frame memory	Random	No Change	No Change
Sleep In/Out	In	In	In
Display In/Out	Off	Off	Off
Display mode(normal/partial)	Normal	Normal	Normal
Display Inversion On/Off	Off	Off	Off
Display Idle Mode On/Off	Off	Off	Off
Column: Start Address(XS)	0000h	0000h	0000h
Column: end Address(XE)	0083h	0083h	0083h(131d) (when MV=0) 00A1h(161d) (when MV=1)
Row: Start Address(YS)	0000h	0000h	0000h
Row: End Address(YE)	00A1h	00A1h	00A1h(161d) (when MV=0) 0083h(131d) (when MV=1)
Gamma Setting	GC0	GC0	GC0
Color Set	TBD	TBD	No Change
Partial: Start Address(PSL)	0000h	0000h	0000h
Partial: End Address(PEL)	00A1h	00A1h	00A1h
Scroll: Vertical scrolling	Off	Off	Off
Scroll: Top Fixed Area(TFA)	0000h	0000h	0000h
Scroll: Scroll area(VSA)	00A2h	00A2h	00A2h
Scroll: Bottom Fixed Area (BFA)	0000h	0000h	0000h
Scroll Start Address(SSA)	0000h	0000h	0000h
Tearing: On/Off	Off	Off	Off
Tearing Effect Mode*3	0(Mode1)	0(Mode1)	0(Mode1)
Memory Data Access Control (MY/MX/MV/ML/MH/RGB)	0/0/0/0/0/0	0/0/0/0/0/0	No change
Interface Pixel Color Format	6 (18-Bit/Pixel)	6 (18-Bit/Pixel)	No change
RDDPM	08h	08h	08h
RDDMADCTR	00h	00h	No change
RDDCOLMOD	6 (18-Bit/Pixel)	6 (18-Bit/Pixel)	No change
RDDIM	00h	00h	00h
RDDSM	00h	00h	00h
RDDSDR	00h	00h	00h
ID1	54h	54h	54h
ID2	MTP Value	MTP Value	MTP Value
ID3	MTP Value	MTP Value	MTP Value

Notes:

- 1. There will be no abnormal visible effects on the display when S/W or H/W Reset are applied.
- 2. After Powered-On Reset finishes within 10µs after both VPNL & VDDI are applied.
- 3. Mode 1 means Tearing Effect Output Line consists of V-Blanking Information only.





Reset Table (Default Value, GM=100, 130RGB x 130)

ltem	After Power On	After Hardware Reset	After Software Reset
Frame memory	Random	No Change	No Change
Sleep In/Out	In	In	In
Display In/Out	Off	Off	Off
Display mode(normal/partial)	Normal	Normal	Normal
	Off		
Display Inversion On/Off	Off	Off Off	Off Off
Display Idle Mode On/Off			
Column: Start Address(XS)	0000h	0000h	0000h
Column: end Address(XE)	0081h	0081h	0081h(when MV=0) 0081h(when MV=1)
Row: Start Address(YS)	0000h	0000h	0000h
Row: End Address(YE)	0081h	0081h	0081h(when MV=0) 0081h(when MV=1)
Gamma Setting	GC0	GC0	GC0
Color Set	TBD	TBD	No Change
Partial: Start Address(PSL)	0000h	0000h	0000h
Partial: End Address(PEL)	0081h	0081h	0081h
Scroll: Vertical scrolling	Off	Off	Off
Scroll: Top Fixed Area(TFA)	0000h	0000h	0000h
Scroll: Scroll area(VSA)	0082h	0082h	0082h
Scroll: Bottom Fixed Area (BFA)	0000h	0000h	0000h
Scroll Start Address(SSA)	0000h	0000h	0000h
Tearing: On/Off	Off	Off	Off
Tearing Effect Mode*3	0(Mode1)	0(Mode1)	0(Mode1)
Memory Data Access Control (MY/MX/MV/ML/MH/RGB)	0/0/0/0/0/0	0/0/0/0/0/0	No change
Interface Pixel Color Format	6 (18-Bit/Pixel)	6 (18-Bit/Pixel)	No change
RDDPM	08h	08h	08h
RDDMADCTR	00h	00h	No change
RDDCOLMOD	6 (18-Bit/Pixel)	6 (18-Bit/Pixel)	No change
RDDIM	00h	00h	00h
RDDSM	00h	00h	00h
RDDSDR	00h	00h	00h
ID1	54h	54h	54h
ID2	MTP Value	MTP Value	MTP Value
ID3	MTP Value	MTP Value	MTP Value

Notes:

- 1. There will be no abnormal visible effects on the display when S/W or H/W Reset are applied.
- 2. After Powered-On Reset finishes within 10µs after both VPNL & VDDI are applied.
- 3. Mode 1 means Tearing Effect Output Line consists of V-Blanking Information only.





Reset Table (Default Value, GM=101, 132RGB x 132)

Item	After Power On	After Hardware Reset	After Software Reset
Frame memory	Random	No Change	No Change
Sleep In/Out	In	In	ln
Display In/Out	Off	Off	Off
Display mode(normal/partial)	Normal	Normal	Normal
Display Inversion On/Off	Off	Off	Off
Display Idle Mode On/Off	Off	Off	Off
Column: Start Address(XS)	0000h	0000h	0000h
Column: end Address(XE)	0083h	0083h	0083h(when MV=0) 0083h(when MV=1)
Row: Start Address(YS)	0000h	0000h	0000h
Row: End Address(YE)	0083h	0083h	0083h(when MV=0) 0083h(when MV=1)
Gamma Setting	GC0	GC0	GC0
Color Set	TBD	TBD	No Change
Partial: Start Address(PSL)	0000h	0000h	0000h
Partial: End Address(PEL)	0083h	0083h	0083h
Scroll: Vertical scrolling	Off	Off	Off
Scroll: Top Fixed Area(TFA)	0000h	0000h	0000h
Scroll: Scroll area(VSA)	0084h	0084h	0084h
Scroll: Bottom Fixed Area (BFA)	0000h	0000h	0000h
Scroll Start Address(SSA)	0000h	0000h	0000h
Tearing: On/Off	Off	Off	Off
Tearing Effect Mode*3	0(Mode1)	0(Mode1)	0(Mode1)
Memory Data Access Control (MY/MX/MV/ML/MH/RGB)	0/0/0/0/0/0	0/0/0/0/0/0	No change
Interface Pixel Color Format	6 (18-Bit/Pixel)	6 (18-Bit/Pixel)	No change
RDDPM	08h	08h	08h
RDDMADCTR	00h	00h	No change
RDDCOLMOD	6 (18-Bit/Pixel)	6 (18-Bit/Pixel)	No change
RDDIM	00h	00h	00h
RDDSM	00h	00h	00h
RDDSDR	00h	00h	00h
ID1	54h	54h	54h
ID2	MTP Value	MTP Value	MTP Value
ID3	MTP Value	MTP Value	MTP Value

Notes:

- 1. There will be no abnormal visible effects on the display when S/W or H/W Reset are applied.
- 2. After Powered-On Reset finishes within 10µs after both VPNL & VDDI are applied.
- 3. Mode 1 means Tearing Effect Output Line consists of V-Blanking Information only.

12.2 Input/Output Pins

12.2.1 Output Pins, I/O Pins

Output or Bi-direction pins	After Power On	After Hardware Reset	After Software Reset
TE	Low	Low	Low
D17to D0(Output driver)	High-Z(Inactive)	High-Z(Inactive)	High-Z(Inactive)






Note: There will be no output from D[7..0] and SDA during Power On/Off sequences, Hardware Reset and Software Reset.

12.2.2 Input Pins

Input	During Power On	After	After Hardware	After Software	During Power Off
pins	Process	Power On	Reset	Reset	Process
RESX	TBD	Input invalid	Input invalid	Input invalid	?
CSX	Input invalid	Input invalid	Input invalid	Input invalid	Input invalid
D/CX	Input invalid	Input invalid	Input invalid	Input invalid	Input invalid
WRX	Input invalid	Input invalid	Input invalid	Input invalid	Input invalid
RDX	Input invalid	Input invalid	Input invalid	Input invalid	Input invalid
D17 to	least involid	امان مان امان مان ما	loout involid	lancet invalid	lancet invalid
D0	Input invalid	Input invalid	Input invalid	Input invalid	Input invalid
SDA	Input invalid	Input invalid	Input invalid	Input invalid	Input invalid

12.3 Reset Timing



(VSS=0V, VDDI=1.65V to 1.95V, VPNL=2.6V to 2.9V, Ta = -30 to 70° C)

Symbol	Parameter	Related	MIN	TYP	MAX	Note	Unit
		Pins					
tRESW	*1) Reset low pulse width	RESX	10	-	-	-	μs
					5	When reset applied	ms
tREST	*2) Poset complete width	-	-	-	3	during Sleep in mode	
INEST	*2) Reset complete width				100	When reset applied	ms
		-	_	-	120	during Sleep out mode	

Note


1. Spike due to an electrostatic discharge on RESX line does not cause system reset according to the table below.





RESX Pulse	Action
Shorten than 5µs	Reset Rejected
Longer than 10µs	Reset
Between 5µs and 10µs	Reset starts (It depends on voltage and temperature condtion.)

- 2. During the resetting period, the display will be blanked (The display is entering blanking sequence, which maximum time is 120 ms, when Reset Starts in Sleep Out –mode. The display remains the blank state in Sleep In –mode) and then return to Default condition for Hardware Reset.
- 3. During Reset Complete Time, ID2 and VCOMOF value in OTP will be latched to internal register during this period. This loading is done every time when there is H/W reset complete time (tREST) within 5ms after a rising edge of RESX.
- 4. Spike Rejection also applies during a valid reset pulse as shown below:



5. It is necessary to wait 5msec after releasing RESX before sending commands. Also Sleep Out command cannot be sent for 120msec.






13. SleepOut – Command and Self-Diagnostic Functions of Displap

13.1 Register loading Detection

Sleep Out-command (See section 16.1.2.12 Sleep Out (11h)) is a trigger for an internal function of the display module, which indicates, if the display module loading function of factory default values from EEPROM (or similar device) to registers of the display controller is working properly.

There are compared factory values of the EEPROM and register values of the display controller by the display controller. If those both values (EEPROM and register values) are same, there is inverted (= increased by 1) a bit, which is defined in command 16.1.2.10 "Read Display Self-Diagnostic Result (0Fh)" (=RDDSDR) (The used bit of this command is D7). If those both values are not same, the bit(D7) is not inverted (= increased by 1)

The flow chart for this internal function is following:



Note:

There is not compared and loaded register values, which can be changed by user (00h to AFh and DAh to DDh), by the display module.






13.2 Functionality Detection

Sleep Out-command (See section 16.1.2.12 Sleep Out (11h)) is a trigger for an internal function of the display module, which indicates, if the display module is still running and meets functionality requirements.

The internal function (= the display controller) is comparing, if the display module is still meeting functionality requirements (only Booster voltage level). If functionality requirement is met, there is inverted (= increased by 1) a bit, which defined in command 16.1.2.10 "Read Display Self-Diagnostic Result (0Fh)" (= RDDSDR) (The used bit of this command is D6). If functionality requirement is not same, this bit (D6) is not inverted (=increased by 1).

The flow chart for this internal function is following:



Note: There is needed 120msec after Sleep Out –command, when there is changing from Sleep In –mode to Sleep Out –mode, before there is possible to check if Nokia's functionality requirements are met and a value of RDDSDR's D6 is valid. Otherwise, there is 5msec delay for D6's value, when Sleep Out –command is sent in Sleep Out –mode.





14. Command

14.1 Command List

Code	Command	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	Hex	Ref.
	NOP											
00H	(No Operation)	Х	0	0	0	0	0	0	0	0	00h	14.2.1
01H	Software Reset	Х	0	0	0	0	0	0	0	1	01h	14.2.2
	Read Display	v									2.11	
	Identification Information	Х	0	0	0	0	0	1	0	0	04h	
04H	1 st Parameter	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	14.2.3
0411	2 nd Parameter	Х	ID17	ID16	ID15	ID14	ID13	ID12	ID11	ID10	54h	14.2.3
	3 rd Parameter	Х	ID27	ID26	ID25	ID24	ID23	ID22	ID21	ID20	80h	
	4 th Parameter	Х	ID37	ID36	ID35	ID34	ID33	ID32	ID31	ID30	66h	
	Read Display Status	Х	0	0	0	0	1	0	0	1	09h	
	1 st Parameter	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	
09H	2 nd Parameter	Х	BSTON	MY	MX	MV	ML	RGB	МН	ST24	00h	4404
0311	3 rd Parameter	Х	ST23	IFPF2	IFPF1	IFPF0	IDMON	PTLON	SLOUT	NORON	61h	14.2.4
	4 th Parameter	Х	VSSON	ST14	INVON	ST12	ST11	DISON	TEON	GCS2	00h	
	5 th Parameter	Х	GCS1	GCS0	TELOM	HSON	VSON	PCKON	DEON	ST0	00h	
	Read Display Power Mode	Х	0	0	0	0	1	0	1	0	0Ah	
0AH	1 st Parameter	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	12.4.5
	2 nd Parameter	Х	BSTON	IDMON	PLTON	SLPOUT	NORON	DISON	D1	D0	08h	
	Read Display MADCTL	Х	0	0	0	0	1	0	1	1	0Bh	
0ВН	1 st Parameter	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	12.4.6
	2 nd Parameter	Х	MY	MX	MV	ML	RGB	МН	D1	D0	00h	
	Read Display Pixel Format	Х	0	0	0	0	1	1	0	0	0Ch	
0CH	1 st Parameter	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	12.4.7
	2 nd Parameter	Х	VIPF3	VIPF2	VIPF1	VIPF0	D3	IFPF2	IFPF1	IFPF0	06h	
	Read Display Image Mode	Х	0	0	0	0	1	1	0	1	0Dh	
0DH	1 st Parameter	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	12.4.8
	2 nd Parameter	Х	VSSON	D6	INVON	D4	D3	GCS2	GCS1	GCS0	00h	
	Read Display Signal Mode	х	0	0	0	0	1	1	1	0	0Eh	
0EH	1 st Parameter	х	х	х	х	х	х	х	х	х	х	14.2.9
	2 nd Parameter	х	D7	D6	HSON	VSON	PCKON	DEON	D1	D0	00h	
	Read Display Signal Mode	х	0	0	0	0	1	1	1	1	0Fh	
0FH	1 st Parameter	х	Х	х	х	х	х	х	х	х	х	14.2.10
	2 nd Parameter	х	RELD	FUND	D5	D4	D3	D2	D1	D0	00h	



10H	Sleep In	Х	0	0	0	1	0	0	0	0	10h	14.2.11
11H	Sleep Out	х	0	0	0	1	0	0	0	1	11h	14.2.12
12H	Partial Mode On	х	0	0	0	1	0	0	1	0	12h	14.2.13
13H	Normal Display Mode On	х	0	0	0	1	0	0	1	1	13h	14.2.14
20H	Display Inversion Off	х	0	0	1	0	0	0	0	0	20h	14.2.15
21H	Display Inversion On	x	0	0	1	0	0	0	0	1	21h	14.2.16
26H	Gamma Set	х	0	0	1	0	0	1	1	0	26h	14.2.17
2011	1 st Parameter	х	GC7	GC6	GC5	GC4	GC3	GC2	GC1	GC0	01h	14.2.17
28H	Display Off	х	0	0	1	0	1	0	0	0	28h	14.2.18
29H	Display On	х	0	0	1	0	1	0	0	1	29h	14.2.19
	Column Address Set	х	0	0	1	0	1	0	1	0	2Ah	
	1 st Parameter	х	XS15	XS14	XS13	XS12	XS11	XS10	XS9	XS8	-	
2AH	2 nd Parameter	х	XS7	XS6	XS5	XS4	XS3	XS2	XS1	XS0	-	14.2.20
	3 rd Parameter	х	XE15	XE14	XE13	XE12	XE11	XE10	XE9	XE8	-	
	4 th Parameter	х	XE7	XE6	XE5	XE4	XE3	XE2	XE1	XE0	-	
	Page Address Set	х	0	0	1	0	1	0	1	1	2Bh	
	1 st Parameter	х	YS15	YS14	YS13	YS12	YS11	YS10	YS9	YS8	-	14.2.21
2BH	2 nd Parameter	х	YS7	YS6	YS5	YS4	YS3	YS2	YS1	YS0	-	
	3 rd Parameter	х	YE15	YE14	YE13	YE12	YE11	YE10	YE9	YE8	-	
	4 th Parameter	х	YE7	YE6	YE5	YE4	YE3	YE2	YE1	YE0	-	
	Memory Write	х	0	0	1	0	1	1	0	0	2Ch	
2CH	1 st Parameter	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	-	14.2.22
	:	х	:	:	:	:	:	:	:	:	:	
	N th Parameter	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	-	
	Color Setting for 4K, 65K and 262K	х	0	0	1	0	1	1	0	1	2Dh	
	1 st Parameter	х	х	х	R005	R004	R003	R002	R001	R000	-	
	:	х	х	х	Rnn5	Rnn4	Rnn3	Rnn2	Rnn1	Rnn0	-	
	32 nd parameter	х	х	х	R315	R314	R313	R312	R311	R310	-	
2DH	33 rd Parameter	х	х	х	G005	G004	G003	G002	G001	G000	-	14.2.23
	:	х	х	х	Gnn5	Gnn4	Gnn3	Gnn2	Gnn1	Gnn0	-	
	96 th Parameter	х	х	х	G635	G634	G633	G632	G631	G630	-	
	97 th Parameter	х	х	х	B005	B004	B003	B002	B001	B000		
	:	х	х	х	Bnn5	Bnn4	Bnn3	Bnn2	Bnn1	Bnn0	-	
	128 th Parameter	х	х	x	B315	B314	B313	B312	B311	B310	-	



	Memory Read	х	0	0	1	0	1	1	1	0	2Eh	
-	1 st Parameter	х	х	х	х	х	х	х	х	х	-	
2EH	2 nd Parameter	х	D17	D16	D15	D14	D13	D12	D11	D10	-	14.2.24
-	:	х	:	:	:	:	:	:	:	:	-	
	N th Parameter	х	Dn7	Dn6	Dn5	Dn4	Dn3	Dn2	Dn1	Dn0	-	
_	Partial Area	х	0	0	1	1	0	0	0	0	30h	
-	1 st Parameter	х	PSL15	PSL14	PSL13	PSL12	PSL11	PSL10	PSL9	PSL8	-	
30H	2 nd Parameter	х	PSL7	PSL6	PSL5	PSL4	PSL3	PSL2	PSL1	PSL0	-	14.2.25
-	3 rd Parameter	x	PEL15	PEL14	PEL13	PEL12	PEL11	PEL10	PEL9	PEL8	-	
	4 th Parameter	х	PEL7	PEL6	PEL5	PEL4	PEL3	PEL2	PEL1	PEL0	-	
	Vertical Scrolling	×	0	0	1	1	0	0	1	1	33h	
-	Definition	^	Ŭ		'	· 		Ŭ	'		0011	
-	1 st Parameter	х	TFA15	TFA14	TFA13	TFA12	TFA11	TFA10	TFA9	TFA8	-	
	2 nd Parameter	х	TFA7	TFA6	TFA5	TFA4	TFA3	TFA2	TFA1	TFA0	-	
33H	3 rd Parameter	х	VSA15	VSA14	VSA13	VSA12	VSA11	VSA10	VSA9	VSA8	-	14.2.26
_	4 th Parameter	х	VSA7	VSA6	VSA5	VSA4	VSA3	VSA2	VSA1	VSA0	-	
_	5 th Parameter	х	BFA15	BFA14	BFA13	BFA12	BFA11	BFA10	BFA9	BFA8	-	
	6 th Parameter	х	BFA7	BFA6	BFA5	BFA4	BFA3	BFA2	BFA1	BFA0	-	
34H	Tearing Effect Line Off	х	0	0	1	1	0	1	0	0	34h	14.2.27
35H -	Tearing Effect Line On	х	0	0	1	1	0	1	0	1	35h	14.2.28
5511	1 st Parameter	х	х	х	х	х	х	х	х	М	00h	14.2.20
36H	Memory Access Control	х	0	0	1	1	0	1	1	0	36h	14.2.29
3011	1 st Parameter	х	MY	MX	MV	ML	RGB	МН	х	х	00h	14.2.23
	Vertical Scrolling Start	Х	0	0	1	1	0	1	1	1	37h	
2711	Address											14000
37H	1 st Parameter	х	SSA 15	SSA 14	SSA 13	SSA 12	SSA 11	SSA 10	SSA 9	SSA 8	00h	14.2.30
	2 nd Parameter	х	SSA 7	SSA 6	SSA 5	SSA 4	SSA 3	SSA 2	SSA 1	SSA 0	00h	
38H	Idle Mode Off	х	0	0	1	1	1	0	0	0	38h	14.2.31
39H	Idle Mode On	х	0	0	1	1	1	0	0	1	39h	14.2.32
	Interface Pixel Format	х	0	0	1	1	1	0	1	0	3Ah	
3AH	interiace i ixer i cimat					1						14.2.33



		ı	1	1	1	1	ſ	1	1	ı	ı	
Dall	Frame Rate Control (In normal mode/Full colors)		1	0	1	1	0	0	0	1	B1h	440.07
B1H	1 st Parameter		x	×	x	DIVA4	DIVA3	DIVA2	DIVA1	DIVA0	х	14.2.37
	2 nd Parameter		x	х	VPA5	VPA4	VPA3	VPA2	VPA1	VPA0	х	
	Frame Rate Control(In		4		4	4		0	1	0	B2h	
B2H	Idle mode/8-colors)		1	0	1	1	0	0	'	0	DZII	14.2.38
БΖП	1 st Parameter		х	х	х	DIVB4	DIVB3	DIVB2	DIVB1	DIVB0	х	14.2.30
	2 nd Parameter		х	х	VPB5	VPB4	VPB3	VPB2	VPB1	VPB0	х	
	Frame Rate Control(In Partial mode/full colors)		1	0	1	1	0	0	1	1	B3h	
взн	1 st Parameter		х	х	х	DIVC4	DIVC3	DIVC2	DIVC1	DIVC0	х	14.2.39
	2 nd Parameter		х	х	VPC5	VPC4	VPC3	VPC2	VPC1	VPC0	х	
В4Н	Display Inversion Control	x	1	0	1	1	0	1	0	0	B4h	14.2.40
D4II	1 st Parameter	х	0	0	0	0	0	NLA	NLB	NLC	02H	14.2.40
	RGB Interface Blanking Porch setting	х	1	0	1	1	0	1	0	1	B5h	
В5Н	1 st Parameter	х	х	x	HBP5	HBP4	HBP3	HBP2	HBP1	HBP0	08h	14.2.41
	2 nd Parameter	х	VBP7	VBP6	VBP5	VBP4	VBP3	VBP2	VBP1	VBP0	03h	
	3 rd Parameter	х	х	х	х	х	х	х	VBP9	VBP8	00h	
	Display Function Set	х	1	0	1	1	0	1	1	0	B6h	
В6Н	1 st Parameter		х	х	NO1	NO0	SDT1	SDT0	EQ1	EQ2	06h	14.2.41
	2 nd Parameter		х	х	х	х	х	PTG0	PT1	PT0	02h	
втн	Source Driver Direction Control	х	1	0	1	1	0	1	1	1	B7h	14.2.42
	1 st Parameter	х	0	0	0	0	0	0	0	CRL	00h	
ввн	Gate Driver Direction Control	х	1	0	1	1	1	0	0	0	B8h	14.2.43
	1 st Parameter	х	0	0	0	0	0	0	0	СТВ	00h	
	Power_Control1	x	1	1	0	0	0	0	0	0	C0h	
СОН	1 st Parameter	х	0	0	0	VRH4	VRH3	VRH2	VRH1	VRH0	х	14.2.44
	2 nd Parameter	Х	0	0	0	0	0	VC2	VC1	VC0	02h	
C1H	Power_Control2	х	1	1	0	0	0	0	0	1	C1h	14.2.45
CIR	1 st Parameter	х	0	0	0	0	0	BT2	BT1	BT0	07h	14.2.45





C2H	Power_Control3	х	1	1	0	0	0	0	1	0	C2h	14.2.46
	1 st Parameter	х	0	0	0	0	0	APA2	APA1	APA0	00h	
СЗН	Power_Control4	х	1	1	0	0	0	0	1	1	C3h	14.2.47
0011	1 st Parameter	х	0	0	0	0	0	APB2	APB1	APB0	00h	14.2.47
C4H	Power_Control 5	х	1	1	0	0	0	1	0	0	C4h	14.2.48
0411	1 st Parameter	x	0	0	0	0	0	APC2	APC1	APC1	01h	14.2.40
	VCOM_Control 1	х	1	1	0	0	0	1	0	1	C5h	
С5Н	1 st Parameter	х	х	VMH 6	VMH 5	VMH 4	VMH 3	VMH 2	VMH 1	VMH 0	-	14.2.49
	2 nd Parameter	х	0	VML6	VML 5	VML 4	VML 3	VML 2	VML 1	VML 0	-	
	VCOM_Control 2	х	1	1	0	0	0	1	1	0	C6h	
С6Н	1 st Parameter	х	0	0	VMA 5	VMA 4	VMA 3	VMA 2	VMA 1	VMA 0	13h /06 h	14.2.50
С7Н	VCOM Offset Control	х	1	1	0	0	0	1	1	1	C7h	14.2.51
СЛП	1 st Parameter	0	nVM*	VMF6	VMF5	VMF4	VMF3	VMF2	VMF1	VMF0	40h	14.2.51
	Write ID4 Value	х	1	1	0	1	0	0	1	1	D3h	
	1 st Parameter	х	x	х	х	х	х	х	х	х	х	
D3H	2 nd Parameter	Х	ID417	ID416	ID415	ID414	ID413	ID412	ID411	ID410	91h	14.2.52
	3 rd Parameter	х	ID427	ID426	ID425	ID424	ID423	ID422	ID421	ID420	63h	
	4 th Parameter	х	х	х	х	х	ID433	ID432	ID431	ID430	00h	
	5 th Parameter	х	х	х	х	х	х	х	х	х	х	
	NV Memory Function Controller(1)	х	1	1	0	1	1	0	1	0	D5h	
D5H	1 st Parameter	x	ID33	ID32	ID31	ID30	ID23	ID22	ID21	ID20	00h	14.2.53
	2 nd Parameter	х	OTP_ BS	0	0	0	OTP_ VMF3	OTP_ VMF2	OTP_ VMF1	OTP_ VMF0	00h	
	NV Memory Function Controller(2)	х	1	1	0	1	1	0	1	0	D6h	14.2.54
D6H	1 st Parameter	х	OTP_ D[7]	OTP_D [6]	OTP_ D[5]	OTP_ D[4]	OTP_ D[3]	OTP_ D[2]	OTP_ D[1]	OTP_D [0]	00h	
	2 nd Parameter	х	0	0	0	0	0	0	OTP_ TP[1]	OTP_ TP[0]	00h	
D7H	NV Memory Function Controller(3)	х	1	1	0	1	1	0	1	0	D7h	14.2.55
	1 st Parameter	х	0	1	0	1	0	1	0	1	55h	
	2 nd Parameter	х	1	0	1	0	1	0	1	0	AAh	



			1		I			1	1	1		
	3 rd Parameter	х	0	1	1	0	0	1	1	0	66h	
	Read ID1	х	1	1	0	1	1	0	1	0	DA h	
DAH	1 st Parameter	х	х	х	х	х	х	х	х	х	х	14.2.34
	2 nd Parameter	х	ID17	ID16	ID15	ID14	ID13	ID12	ID11	ID10	54h	
	Read ID2	х	1	1	0	1	1	0	1	1	DB h	
рвн	1 st Parameter	х	х	х	х	х	х	х	х	х	x	14.2.35
	2 nd Parameter	х	1	ID26	ID25	ID24	ID23	ID22	ID21	ID20	80h	
	Read ID3	х	1	1	0	1	1	1	0	0	DC h	
DCH	1 st Parameter	х	х	х	х	х	х	х	х	х	x	14.2.36
	2 nd Parameter	х	ID37	ID36	ID35	ID34	ID33	ID32	ID31	ID30	66h	
	Positive Gamma Correction Setting		1	1	1	0	0	0	0	0	E0h	
	1 st Parameter		х	х		I	VP0	[5:0]		I	-	
	2 nd Parameter		х	х			VP1	[5:0]			-	
	3 rd Parameter		х	х			VP2	[5:0]			-	
	4 th Parameter		х	х			VP4	[5:0]			-	
	5 th Parameter		х	х			VP6	[5:0]			-	
	6 th Parameter		х	х	х		,	VP13[4:0)]		-	
E0H	7 th Parameter		х			,	VP20[6:0]			-	14.2.57
	8 th Parameter			VP36	6[3:0]			VP2	7[3:0]		-	
	9 th Parameter		х				VP43[6:	0]			-	
	10 th Parameter		х	х			VP5	0[5:0]			-	
	11 st Parameter		х	х			VP5	7[5:0]			-	
	12 nd arameter		х	х			VP5	9[5:0]			-	
	13 rd Parameter		х	х			VP6	1[5:0]			-	
	14 th Parameter		х	х			VP6	2[5:0]			-	
	15 th Parameter		х	х			VP6	3[5:0]			-	
E1H	Negative Gamma		1	1	1	0 0 0 0 1				1	E1h	14.2.58
	Correction Setting					VN63[5:0]						
	1 st Parameter		X	X							-	
	2 nd Parameter		X	X		VN62[5:0]					-	
	3 rd Parameter			X	-	VN61[5:0]					-	
	4 th Parameter		X			VN59[5:0]					-	
	5 th Parameter		X	X				7[5:0]			-	
	6 th Parameter		Х	^	Х	VN50[4:0]						





	7 th Parameter	х			,	VN43[6:0]			-	
	8 th Parameter	\	/N27[3:0]			VN36	[3:0]			-	
	9 th Parameter	х			,	VN20[6:0]			-	
	10 th Parameter	х	х			VN1	3[5:0]			-	
	11 st Parameter	х	Х			VN6	[5:0]			ı	
	12 nd arameter	Х	х			VN4	[5:0]			-	
	13 rd Parameter	х	х			VN2	[5:0]			-	
	14 th Parameter	х	х			VN1	[5:0]			-	
	15 th Parameter	х	х			VNO	[5:0]			-	
	GAM_R_SEL	1	1	1	1	0	0	1	0	F2h	
F2H	1 st Parameter	х	х	х	х	х	х	х	GAM_ R_SEL	Writ e	14.2.59





14.2 Command Description

14.2.1 NOP (00h)

00H	NOP (No Operation)												
	D/CX	RDX	WRX	D17-D8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	Х	0	0	0	0	0	0	0	0	00
Parameter	NO PARA	METER			•			•	•		•		
Description		Frame Me		mand; it does r or Read as des		•							to
Restriction	None												
Register Availability			-	Normal Mode (Normal Mode (Partial Mode (Partial Mode (On, Idle On, Idle I	Mode Of Mode Of Mode Or	n, Sleep	Out Out Out	Yes Yes Yes Yes Yes Yes Yes	ty			
Default					Status er On Se SW Res HW Res	equence	1	ult Value N/A N/A					
Flow Chart	None												





14.2.2 Software Reset (01h)

01H				5	SWRESE	ET (Soft	ware Re	set)					
	D/CX	RDX	WRX	D17-D8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	Х	0	0	0	0	0	0	0	1	01
Parameter	NO PARA	METER			ı								
	When the	Software F	Reset comm	nand is written,	it cause:	s softwa	re reset.	It rese	ts the com	nmands	and para	ameters	to their
	S/W Rese	t default va	alues. (See	default tables i	n each c	ommano	d descrip	tion.)					
Description	Note: The	Frame Me	mory conte	ents are affected	d by this	commar	nd.						
	X = Don't	care											
			ļ		Stat				Availabilit	У			
				Normal Mode					Yes				
Register				Normal Mode					Yes				
Availability			<u> </u>	Partial Mode (Yes	4			
				Partial Mode (On, Idle I	Mode Or	n, Sleep	Out	Yes				
				Sleep In					Yes				
				Status		Defaul	t Value						
Default				Power On Sec	quence	N	/A						
Delaan				SW Res	et	N	/A						
				HW Res	et	N	/A						
Flow Chart	Set	Display	whole blands to S/W	nk screen Default Vaule							Display Action Mode	er y	7






14.2.3 Read Display Identification Information (04h)

RDDIDIF (Read Display Identification Information)												
D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
0	1	1	х	0	0	0	0	0	1	0	0	04
4	•	4	,		.,	,,	.,	,,	.,	.,		.,
1	1	I	Х	Х	X	Х	×	Х	X	×	×	Х
4	•	4	,	ID17	ID16	ID15	ID14	ID10	ID10	1011	ID10	54h
ı	ı	ı	X	יוטו	סוטו	כוטו	1014	פוטו	1012	ווטו	וטוט	5411
1	^	1	>	ID27	IDS6	ID25	ID34	ID33	ורסס	ID21	IDSU	80h
ı		'	^	IDZI	1020	1025	1024	1023	IDZZ	1021	1020	0011
4	•	1	v	ID27	IDSE	IDSE	ID34	ID33	IDaa	ID31	IDSO	66h
'	'	1	X	וטטו	1036	1033	1034	1033	1032	וטטו	1030	0011
This read	d byte retu	ırns 24-b	it display i	dentificat	ion inform	ation.						
The 1 st F	The 1 st Parameter is dummy read.											
The 2 nd Parameter (ID17 to ID10): LCD module's manufacture ID.												
The 3 rd Parameter (ID27 to ID20): LCD module/driver version ID												
The 4 th F	Parameter	(ID37 t	o ID30): L	.CD modu	ıle/driver v	ersion ID)					
Note: Co	ommands	RDID1/2	/3(DAh, D	Bh, DCh)	read data	correspo	and to the	paramete	ers 2,3,4 o	f commar	nd 04h,	
						·						
·	•											
_												
					Statu	S		Availa	bility			
			Norn	nal Mode	On, Idle N	Node Off,	Sleep Ou					
					On, idle iv	ioue On,	Sieep Out					
								•				
Note: ID	1 can be		Status		ID4			alue	IDo		modified	by metal
option		Powe	r On Sea	ience								
							80h		66h			
							80h		66h			
	1 1 1 1 This read The 1st F The 2nd I The 3rd F Note: Correspective	0 1 1 ↑ 1 ↑ 1 ↑ 1 ↑ This read byte return the 1st Parameter The 2nd Parameter The 3rd Parameter The 4th Parameter Note: Commands respectively Note: ID1 can be	0 1 ↑ 1 1 ↑ 1 1 ↑ 1 1 ↑ 1 1 ↑ 1 This read byte returns 24-b The 1 st Parameter is dumm The 2 nd Parameter (ID17 to The 3 rd Parameter (ID27 t The 4 th Parameter (ID37 t Note: Commands RDID1/2 respectively - Note: ID1 can be option Power	0 1 ↑ x 1 ↑ 1 x 1 ↑ 1 x 1 ↑ 1 x 1 ↑ 1 x 1 ↑ 1 x 1 ↑ 1 x This read byte returns 24-bit display in the 1st Parameter is dummy read. The 2 nd Parameter (ID17 to ID10): LOTH 2 nd Parameter (ID27 to ID20): LOTH 3 rd Parameter (ID37 to ID30): LOTH 4 th Parameter (I	0 1 ↑ X 0 1 ↑ 1 X ID17 1 ↑ 1 X ID27 1 ↑ 1 X ID37 This read byte returns 24-bit display identificated that I are parameter is dummy read. The 2 nd Parameter (ID17 to ID10): LCD modulated that I are parameter (ID27 to ID20): LCD modulated that I are parameter (ID37 to ID30): LCD modulated that I are paramet	0 1 ↑ x 0 0 1 ↑ 1 x x x 1 ↑ 1 x ID17 ID16 1 ↑ 1 x ID27 ID26 1 ↑ 1 x ID27 ID26 1 ↑ 1 x ID37 ID36 This read byte returns 24-bit display identification inform The 1st Parameter is dummy read. The 2nd Parameter (ID17 to ID10): LCD module/s manufath The 3rd Parameter (ID27 to ID20): LCD module/driver of ID20): LCD module/driver of ID20 Note: Commands RDID1/2/3(DAh, DBh, DCh) read data respectively Statu Normal Mode On, Idle Normal Mode On, Id	0	0 1 ↑ x 0 0 0 0 1 ↑ 1 x x x x x 1 ↑ 1 x ID17 ID16 ID15 ID14 1 ↑ 1 x ID27 ID26 ID25 ID24 1 ↑ 1 x ID37 ID36 ID35 ID34 This read byte returns 24-bit display identification information. The 1 st Parameter (ID17 to ID10): LCD module/driver version ID The 2 rd Parameter (ID27 to ID20): LCD module/driver version ID Note: Commands RDID1/2/3(DAh, DBh, DCh) read data correspond to the respectively - Normal Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode Off, Sleep Out Sleep In Note: ID1 can be option Status Default Very ID2 Power On Sequence 54h 80h SW Reset 54h 80h	0 1 ↑ x 0 0 0 0 0 1 ↑ 1 x x x x x x 1 ↑ 1 x ID17 ID16 ID15 ID14 ID13 1 ↑ 1 x ID27 ID26 ID25 ID24 ID23 1 ↑ 1 x ID37 ID36 ID35 ID34 ID33 This read byte returns 24-bit display identification information. The 1 st Parameter is dummy read. The 2 ^{std} Parameter (ID17 to ID10): LCD module/smanufacture ID. The 4 th Parameter (ID27 to ID20): LCD module/driver version ID Note: Commands RDID1/2/3(DAh, DBh, DCh) read data correspond to the parameter respectively Status Availated Normal Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes Sleep In	0	1	1









14.2.4 Read Display Status (09h)

09H		RDDIDIF (Read Display Identification Information)											
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	х	0	0	0	0	1	0	0	1	09h
1 st Parameter	1	1	1	х	х	х	х	х	х	х	х	х	х
2 nd Parameter	1	1	1	х	BOTSON	MY	MX	MV	ML	RGB	МН	ST24	х
3 rd Parameter	1	1	1	х	ST23	IFPF2	IFPF1	IFPF0	IDMON	PTLON	SLOUT	NORON	х
4 th Parameter	1	1	1	х	VSSON	ST14	INVON	ST12	ST11	DISON	TEON	GCS2	х
5 th Parameter	1	1	1	х	GCS1	GCS0	TELOM	HSON	VSON	PCKON	DEON	ST0	х

This command indicates the current status of the display as described in the table below:

	Bit	Description	Value
	BSTON	Booster Voltage Status	"1"=Booster on,"0"=Booster off
	MY	Row Address Order(MY)	"1"=Decrement, (Bottom to Top, when MADCTL(36h) D7='1')
			"0"=Increment, (Top to Bottom, when MADCTL(36h) D7='0')
	MX	Column Address Order(MX)	"1"=Decrement, (Right to Left, when MADCTL(36h) D6='1')
			"0"=Increment, (Left to Right, when MADCTL(36h) D6='0')
	MV	Row/Column Exchange(MV)	"1"=Row/column exchange, (when MADCTL (36h) D5='1')
			"0"=Normal (MV=0), (when MADCTL(36h)D5='0')
	ML	Vertical refresh Order(ML)	"1"=Decrement, (LCD refresh Bottom to Top, when
			MADCTL(36h)D4='1')
			"0"=Increment, (LCD refresh Top to Bottom, when
Description			MADCTL(36h)D4='0')
	RGB	RGB/BGR Order(RGB)	"1"=BGR,(When MADCTL(36h)D3='1')
			"0"=RGB,(When MADCTL(36h)D3='0')
	МН	Horizontal refresh Order(MH)	"1"=Decrement, (LCD refresh Right to Left, when MADCTL(36h)
			D2='1')
			"0"=Increment, (LCD refresh Left to Right, when MADCTL(36h)
			D2='0')
	ST24	Not Used	
	ST23	Not Used	
	IFPF2	Interface Color Pixel Format	"011"=12-bit/pixel
	IFPF1	Definition	"101"=16-bit/pixel
	IFPF0		"110"=18-bit/pixel
	IDMON	Idle Mode On/Off	"1"=On,"0"=Off






		T		T		
	PTLON	Partial Mode Or	n/Off	"1"=On,"0"=Off		
	SLOUT	Sleep In/Out		"1"=On,"0"=Off		
	NORON	Display Normal	Mode On/Off	"1"=Normal Display, "0"=I	Normal Display Off	
	VSSON	Vertical Scrollin	g Status	"1"=Scroll on,"0"=Scroll o	ff	
	ST14	Horizontal Scro	I Status	"0"		
	INVON	Inversion Status	}	"1"=On, "0"=Off		
	ST12	All Pixels On(No	ot Used)	"0"		
	ST11	All Pixels On(No	ot Used)	"0"		
	DISON	Display On/Off		"1"=On, "0"=Off		
	TEON	Tearing effect lin	ne on/off	"1"=On, "0"=Off		
	GCS2	Gamma Curve	Selection	"000"=GC0		
				"001"=GC1		
				"010"=GC2		
				"011"=GC3		
				"100" to "111" = Not defin	ed	
	GCS1					
	GCS					
	TELOM	Tearing effect lin	ne mode	"0"=mode1,"1"=mode2		
	STO	For Future Use		"0"		
	Note: For B	Bits ST30 to ST28	also refer to Section	n 8-11		
				Chahua	A ilala ilita	
			Normal Mode Or	Status n, Idle Mode Off, Sleep Out	Availability Yes	
Register				n, Idle Mode On, Sleep Out	Yes	
Availability				, Idle Mode Off, Sleep Out	Yes	
,				, Idle Mode On, Sleep Out	Yes	
			Sleep In		Yes	
		atus		Default Value(ST3	31 to ST0)	
	St		CT[24 24]	ST[23-16]	ST[15-8]	ST[7-0]
			ST[31-24]			
Default	Power O	n Sequence	0000-0000	0110-0001	0000-0000	0000-0000
Default	Power Or				0000-0000 0000-0000 0000-0000	0000-0000 0000-0000 0000-0000











14.2.5 Read Display Power Mode (0Ah)

0AH		RDDPM (Read Display Power Mode)											
Inst / Para	D/C X	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	Х	0	0	0	0	1	0	1	0	0Ah
1 st Parameter	1	1	1	х	х	х	х	х	х	х	х	х	Х
2 nd Parameter	1	1	1	х	D7	D6	D5	D4	D3	D2	D1	D0	08h
		This command indicates the current status of the display as described in the table below: Bit Description Value											
	D7		ster Volta					Booster or	·		•		
ı	D6 Idle Mode On/Off "1"=Idle Mode On, "0"=Idle Mode Off D5 Partial Mode On/Off "1"=Partial Mode on, "0"=Partial Mode Off												
Description													
			Display Normal Mode On/Off "1"=Normal Display, "0"=Partial Display										
		D2 Display On/Off "1"=Display On, "0"=Display Off D1 Not Defined Set to '0'											
İ		D0 Not Defined Set to '0'											
Register Availability				Nor Par Par	mal Mode mal Mode tial Mode tial Mode ep In	On, Idle On, Idle N	Mode On. Mode Off,	Sleep Ou Sleep Ou	ut Y it Y it Y	es es es es			
Default				Por	Stat wer On Se SW R HW R	equence eset	0000	1000(08 1000(08 1000(08	h) h)	D0)			
Flow Chart	RDDPM(0Ah) Host Dummy Read Dummy Read									Command Parameter Display Action Mode			





14.2.6 Read Display MADCTL (0Bh)

0ВН		RDDMADCTL (Read Display MADCTL)											
	D/CX	RDX	WRX	D17-0	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	х	0	0	0	0	1	0	1	1	0Bh
1 st Parameter	1	1	1	х	х	х	х	х	х	х	х	х	Х
2 nd Parameter	1	1	1	Х	D7	D6	D5	D4	D3	D2	D1	D0	00h

This command indicates the current status of the display as described in the table below:

	Bit	Description	Value
	D7	Page Address Order	"1"=Decrement, "0"=Increment
	D6	Column Address Order	"1"=Decrement, "0"=Increment
	D5	Page/Column Order	"1"=Row/column exchange(MV=1) "0"=Normal(MV=0)
Description	D4	Line Address Order	"1"=LCD Refresh Bottom to Top "0"=LCD Refresh Top to Bottom
	D3	RGB/BGR Order	"1"=BGR, "0"=RGB
	D2	Display Data Latch Order	"1"=LCD Refresh right to left "0"=LCD Refresh left to right
	D1	Switching between Segment outputs and RAM	Set to '0'
	D0	Switching between Common outputs and RAM	Set to '0'

Register Availability

Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes

Default

Status	Default Value(D7 to D0)
Power On Sequence	0000_0000(00h)
SW Reset	No Change

Serial I/F Mode

RDDMADCTR(0Bh)


RDDMADCTR(0Bh)

Host

Driver

Send D[7:0]

Send D [7:0]







14.2.7 Read Display Pixel Format (0Ch)

14.2.7 Re		- Juliu ,	,				(Read	Display CC	I MOD)				
UCIT	D/C				יטטח	COLINIOD	(neau	Display CC	LINIOD)				
	X	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	Х	0	0	0	0	1	1	0	0	0Ch
1 st Parameter	1	1	1	х	х	х	х	х	х	х	x	х	х
2 nd Parameter	1	1	1	х	VIPF3	VIPF2	VIPF	1 VIPF0	D3	IFPF2	IFPF1	IFPF0	66h
	This	command	d indicates	the curre	nt status o	of the disp	lay as	described in	the table	below:			
	E	Bit		Desc	cription				V	alue			
		07	VIPF3				_	0101 = 16 k	oit/pixel (1	time data	a transfer)		
			VIPF2	RGB Inte	erface Col	or Format		0110 = 18 b					
			VIPF1			0 0	·	1110 = 18 k			ta transfei	r)	
Description	-		VIPF0					The other =		ed			
			D3					"0" (Not use	•				
			IFPF2					"011"=12 bi	•				
		01	IFPF 1	Control I	nterface C	Color Form	nat	"101"=16 bi "110"=18 bi	•				
	[00	IFPF 0					The others	•	ned			
Register Availability				Nor Par Par	mal Mode tial Mode	On, Idle On, Idle N	Mode C Mode C	Off, Sleep Ou On, Sleep Ou Off, Sleep Ou On, Sleep Ou	t Y t Y	res res res res res			
D ()				Po	wer On Se	equence		0110_0110	(18bit/pix	el)			
Default					SW R	eset		No C	nange				
					HW R	eset		0110_0110	(18bit/pix	el)			
Flow Chart		RDE	DCOLMOD(0				OLMOD mmy Re	Dr ad	ost			Command Parameter Display Action Mode	





14.2.8 Read Display Image Mode (0Dh)

14.2.8 R		Johnay	ag	,a			d Display	Image M	ode)				
J	D/CX	RDX	WRX	D17.0			1			DC	D.1	DC	LIEV
0				D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	Х	0	0	0	0	1	1	0	1	0Dh
1 st	1	↑	1	х	х	х	х	х	х	х	х	х	х
Parameter													
2 nd	1	↑	1	х	D7	D6	D5	D4	D3	D2	D1	D0	00h
Parameter													
	Bit		scription				lue						
	D7	Ve	rtical Scro	lling On/C	Off	"1"	=Vertical :	scrolling is	on, "0"=	Vertical s	crolling is	Off	
	D6	Но	rizontal S	crolling Or	n/Off	"0"	(Not used)					
	D5	Inv	ersion On	/Off		"1"	=Inversior	n is On, "0	"=Inversion	on is Off			
	D4	All	Pixels On	1		"0"	(Not used	d)					
Description	D3												
	D2												
	D1	1 Gamma Curve Selection "100" to "111" = Not defined											
	D0												
						Statu	s		Availa	bility			
Register					al Mode C								
Availability					al Mode C al Mode C								
,					al Mode C	n, Idle N	lode On, S	Sleep Out					
				Sleep) In				Ye	es			
					Statu	e	Def	ault Valu	e(D7 to D	00)			
Default				Pow	er On Sec		20.	0000_00		5 ,			
				SW	Reset			0000_00	00(00h)				
		Seria	l I/F Mo	de		Paralle	l I/F Mod	le		Γ- 	Le	gend	;
					٦					į	con	nmand	
		R	RDDID(0Dh)			RDI	PM(0Dh)		-4		Para	ameter	7
Flow Chart								Ho Driv		 	Di	splay)
i iow oriait		s	● V Send D[7:0]	7		Dur	nmy Read		CI	į	A	ction	·
				_/	۷	/		_/		 	N	fode)
							\			į	Sequenti	ial transfer	
					/	Sene	l D [7:0]				Sequenti		/
					_			/		1_			'





14.2.9 Read Display Signal Mode (0Eh)

			3		o (o=					_			
0EH		1	ı					Signal M		ı	1	1	I
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	Х	0	0	0	0	1	1	1	0	0Eh
1 st	1	•	1	v	v		v	· ·	v	v			v
Parameter	1	1	1	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х
2 nd	_		_		D7	DC	DE	D4	Do	Do	D1	D0	004
Parameter	1	1	1	Х	D7	D6	D5	D4	D3	D2	D1	D0	00h
Description	This con Bit D7 D6 D5	Descript Tearing Tearing Horizont		e On/Off e Mode RGB I/F)		Value "1"=O "0"=m "1"=O	n, "0"=Off ode1, "1": n, "0"=Off n, "0"=Off	f =mode2	e table be	elow:			
	D3				On / Off		n, "0"=Off						
	D2		able (DE				n, "0"=Off						
	D1	Not Use		riab iii)	0117 011	1 -0	11, 0 – 011	!					
	D0	Not Use											
		1401 030	<u> </u>										
						Status	2		Availa	bility			
				Norm	ıal Mode C			Sleen Out					
Register					ial Mode C								
Availability					al Mode O				Ye				
					al Mode O				Ye				
				Sleep		.,			Ye				
									l.				
									(5	•			
D ()					Status		Det	ault Value		0)			
Default					er On Sec	uence		0000_000					
				SW	Reset			0000_000	00(00h)				
Flow Chart		RI	I/F Mod	e		RDD Dum	I/F Moc PM(0Eh) my Read D [7:0]	Ho Driv		 - -	Pa D	mmand rameter bisplay Action Mode tial transfer	7





14.2.10 Read Display Signal Mode (0Fh)

14.2.10 K					<u> </u>	<u> </u>	ad Disnla	y Signal	Mode)				
VEIT	D/C												
	X	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	х	0	0	0	0	1	1	1	1	0Fh
1 st	1	1	1	x	x	x	х	x	x	х	x	x	x
Parameter 2 nd		'											
Parameter	1	↑	1	х	D7	D6	D5	D4	D3	D2	D1	D0	00h
i arameter	This		to all a a k a a	Al	-1 -1-1	- f als als			41 4-1-1-	la a l'acces			
	Bit	Descr		the curre	nt status o	Val		scribea in	the table	below:			
	D7			ng Detection	on	Vai	ue						
	D6		ionality De		<u> </u>								
December	D5	Not U				"0"							
Description	D4	Not U	sed			"0"							
	D3	Not U				"0"							
	D2	Not U				"0"							
	D1	Not U				"0"							
	D0	Not U	sea			"0"							
						Stati	ıs		Δvail	ability			
				Nor	mal Mode			, Sleep Oi		es			
Register								, Sleep O		'es			
Availability				Par	tial Mode	On, Idle I	Mode Off,	Sleep Ou	ıt Y	'es			
						On, Idle I	Mode On,	Sleep Ou	ıt Y	'es			
				Slee	ep In				Y	es			
				_	Stat		De		ue(D7 to	D0)			
Default					wer On S	equence			000(00h)				
				SVI	/ Reset			0000_0	000(00h)				
		Seria	1 I/F Mc	nde.		Parall	el I/F M	Inde			<u></u>		
		50110	1 1/1 1/10				UI 1,1 1				 	Legen	1 _
											_	command	
		F	RDDID(0Fh))		RI	DDPM(0Fh)			-		
]	Host		_	Paramete	
									river		į (Display)
Flow Chart			Send 2nd					7	111001		<	Action	>
			Parameter			/ D	ummy Read	1					\leq
		7									_	Mode	
											1 /	auantial trac	nofor
							Send 2nd				1 2	equential tra	19161
						I	Parameter	/			I		
L													





14.2.11 Sleep In (10h)

10H						SLF	PIN (Slee	p In)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	Х	0	0	0	1	0	0	0	0	10h
Parameter	No Para		'										
Description	This cor	nmand ca	the DC/D	C convert	er is stopp	oed, Interr	nal oscilla	wer consur tor is stopp	ed, and		anning is s	stopped.	
Restriction	Comma	nd (11h). s and cloc	It will be r	necessary to stabilize	to wait 5	msec befo	ore sendir	node. Slee	nmand; t	his is to a	allow time	for the su	oply
Register Availability				Norm Parti	al Mode (al Mode (al Mode (On, Idle M On, Idle M	lode Off, lode On, ode Off, S	Sleep Out Sleep Out Sleep Out Sleep Out	Availa Ye Ye Ye Ye	es es es			
Default				Pow	Statu er On See SW Re	quence		Default \ Sleep In Sleep In	Mode				
Flow Chart	It takes	Display wl (automatic ON/OF	SPLIN whole blank scr No effect to 1 FF command) ain charge om LCD panel	reen DISP	mode aft	Stop Coi	DC/DC nverter Internal cillator In Mode	d issued.			Com Para Dis Ac M	gend mand meter splay tion ode al transfer	7






14.2.12 Sleep Out (11h)

11H						SLPO	UT (Slee	p Out)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	х	0	0	0	1	0	0	0	1	11h
Parameter	No Para	ameter											
Descriptio n		mmand tu node e.g.				oled, Interi	nal oscilla	tor is start	ed, and p	anel scar	ıning is st	arted.	
	This cor	mmand ha	as no effe	ct when m	nodule is a	already in	sleep out	mode. Sl	еер				
	Out Mod	de can on	ly be left b	y the Sle	ep In Cor	nmand (1	0h).						
	It will be	necessa	ry to wait	5msec be	fore send	ding next o	command;	this is to	allow time	e for the s	upply vol	ages and	clock
	circuits	to stabiliz	e.										
	The disp	play modu	ıle loads a	all display	supplier's	s factory o	lefault val	ues to the	registers	during thi	s 5msec	and there	cannot
Restriction	be any a	abnormal	visual effe	ect on the	display ir	mage if fac	ctory defa	ult and re	gister valı	ues are sa	ıme when	this load	is done
	and whe	en the dis	play modı	ıle is alrea	ady Sleep	Out –mo	de.						
								5msec. I	t will be n	ecessarv	to wait 12	20msec at	ter
				•			•	ep Out co		•			
						already in							
						-	•)1h), Slee	o In (10h)	or a NM	l event tri	nner	
	0.000	- Cat Wiodo				i, convar	- 10001 (0	, , , , , , , , , , , , , , , , , , , ,	P (1011)	, 0. 4.1111		9901.	
						01-1			A!!-	la 1114			
				Norm	al Mode (Status On. Idle M		Sleep Out	Availa Ye				
Register								Sleep Out					
Availability				Parti	al Mode (On, Idle M	ode Off, S	Sleep Out	Ye	es			
						On, Idle M	ode On, S	Sleep Out	Ye				
				Sleep	ln				Ye	es			
				Davis	Statu			Default					
Default				Pow	er On Se SW Re			Sleep In Sleep In					
					HW Re			Sleep In					
							1	C.COP 111					
Flow Chart	It takes	120msec	to becom	e Sleep C	Out mode	after SLP	OUT com	mand issu	ıed.				









14.2.13 Partial Mode On (12h)

12H				P	TLON (Partial	Mode C	n)						
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	1	х	0	0	0	1	0	0	1	0	12h	
Parameter	No Paramete	er												
Description	This commar To leave Par X = Don't car Note: If a cor	tial mode, re	the Norma	I Display On	comma	ınd (13h) should	I be writ	ten.		·	,		
Restriction	This commar	his command has no effect during Partial mode is active.												
Register Availability			Norn Part	nal Mode Or nal Mode Or ial Mode On ial Mode On p In	, Idle M , Idle M	ode Off, ode Off,	, Sleep (Out Out Out	Yes Yes Yes Yes Yes Yes Yes Yes	ity				
Default			Pow	Status ver On Sequ SW Rese HW Rese	et	No	Defa ormal Dis ormal Dis	splay M	ode On ode On					
Flow Chart	See Partial A	rea (30h)												





14.2.14 Normal Display Mode On (13h)

13H				PTI	LON (Pa	artial Mo	ode On)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	Х	0	0	0	1	0	0	1	1	13h
Parameter	No Parameter												
Description	This command re Normal display m Exit from NORON X = Don't care	node on m	eans Partia	al mode off a	and Scro			K ootivo	from the	a pout fr			
D	Note: If a comma							Tective	from the	e next tr	ame.		
Restriction	This command ha	as no effe	ct when No	rmai Dispia	y mode	is active) .						
Register Availability			Normal Partial	Mode On, I Mode On, I Mode On, I Mode On, I	dle Mod	le On, S e Off, S	leep Ou leep Ou	ıt ıt t	Yes Yes Yes Yes Yes Yes Yes Yes	y			
Default				Status On Sequer SW Reset HW Reset	nce	Norn	Defaul nal Disp nal Disp nal Disp	lay Moc	de On de On				
Flow Chart	See Partial Area	and Vertic	al Scrolling	Definition I	Descript	ions for	details	of when	to use	this con	nmand.		





14.2.15 Display Inversion Off (20h)

20H				PT	LON (P	artial N	lode On)						
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	Х	0	0	1	0	0	0	0	0	20h
Parameter	No Parameter						•						•
Description	This command This command This command X = don't care	makes no does not	change of	contents o	f frame				Displa	y Pan	el		
Restriction	This command	has no ef	fect when i	module is a	lready i	n invers	sion off m	ode.					
					Status				vailabil	ity			
			Normal	Mode On,		de Off,	Sleep Ou		Yes	,			
Register				Mode On,			•		Yes				
Availability				Mode On, I					Yes				
·				Mode On, I			•		Yes				
			Sleep II						Yes				
				Status			Default	t Valu	e				
Default			Power	On Sequer	nce	Nor	mal Displ	ay Mo	de Off				
Derault				SW Reset		Nor	mal Displ	ay Mo	de Off				
				HW Reset		Nor	mal Displ	ay Mo	de Off				
Flow Chart		11	NVOFF(2	On Mode Oh) Off Mode					Para Dis	genommand nameter splay etion Iode		7	





14.2.16 Display Inversion On (21h)

21H			011 (21	•	PTLO	N (Partia	al Mode	On)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	Х	0	0	1	0	0	0	0	1	21h
Parameter	No Paran	neter											
Description	This com display. This com	mand mak	es no chan s not chang	r into display age of conter ge any other On, the Disp nory	nts of fra	me men	nory. Ev) should		en. nel	e memo	ry to the
Restriction	This com	mand has	no effect w	hen module	is alread	dy in inv	ersion o	n mode					
Register Availability			No Pa	ormal Mode ormal Mode artial Mode (artial Mode (eep In	On, Idle On, Idle	Mode C Mode C Mode O	n, Sleep ff, Sleep	o Out	Yes Yes Yes Yes	5 5 5			
Default			P	Statu Power On Se SW Re HW Re	equence eset	ı	Normal I Normal I	Display	Mode Of Mode Of Mode Of	ff			
Flow Chart			INVO	on On M ON(21h) Train Off M					Pa I	egeno ommand orameter Display Action Mode		7	





14.2.17 Gamma Set (26h)

26H			,		G/	AMSET (C	amma	Set)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	Х	0	0	1	0	0	1	1	0	26h
Parameter	1	1	1	Х	GC7	GC6	GC5	GC4	GC3	GC2	GC1	GC0	01h
	can be se	elected. Th	e curves ar	t the desired e defined Ga neter as desc	amma C	urve Con	ection F					-	
				GC	[70]	Paramet	er Cu	rve Sele	ected				
				0	1h	GC0	Ga	mma Cu	irve 1				
Description				0	2h	GC1	Ga	mma Cu	irve 2				
				0	4h	GC2	Ga	mma Cu	irve 3				
				0	8h	GC3	Ga	mma Cu	irve 4				
Restriction	X = don't	care GC[70] r	es are unde	fined. n table abov	re are inv	valid and	will not o	change t	he currer	nt selecte	ed Gamn	na curve ı	until vali
					S	tatus			Availab	oility			
				Normal Mod	de On, Id	dle Mode	Off, Slee	ep Out	Yes	;			
Register				Normal Mod	de On, Id	dle Mode	On, Sle	ep Out	Yes	i			
Availability				Partial Mod	le On, Id	lle Mode	Off, Slee	ep Out	Yes	;			
				Partial Mod	le On, Id	lle Mode	On, Slee	ep Out	Yes	i			
				Sleep In					Yes	<u>; </u>			
				St	atus		D	efault V	alue				
				Power On		ce		01h	<u> </u>				
Default			=		Reset			01h					
			=		Reset			01h					
			I	Partial M	Mode	7		ŗ		 gend		- 1 I	
			Gz	AMSET (26	5h)				con	nmand	<u></u>	; 	
Flow Chart			1	st Paramete GC[7:0]	er:				A	splay ction			
		<	New	V Gamma Co Loaded	urve				Sequenti	ial transf	er	 	






14.2.18 Display Off (28h)

28H	DISPOFF (Display Off)												
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	Х	0	0	1	0	1	0	0	0	28h
Parameter	No Parameter												
Parameter Description	No Parameter This command is used to enter into DISPLAY OFF mode. In this mode, the output from Frame Memory is disabled and blank page inserted. This command makes no change of contents of frame memory. This command does not change any other status. There will be no abnormal visible effect on the display. Exit from this command by Display On(29h) Memory Display Panel										sabled		
	X = don't	care											
Restriction	This command has no effect when module is already in display off mode.												
Register Availability	Status Normal Mode On, Idle Mode Off, Sleep Out Normal Mode On, Idle Mode On, Sleep Out Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode On, Sleep Out Sleep In							Out Out Out	Availabi Yes Yes Yes Yes Yes	lity			
Default	5			Statu Power On Se SW Re HW Re	quence set		Default Value Display Of Display Of Display Of						
Flow Chart													










14.2.19 Display On (29h)

29H					DISPO	N (Disp	lay On)						
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	Х	0	0	1	0	1	0	0	1	29h
Parameter	No Parameter												
Description	This command This command	l makes not	o change o	of contents o	f frame		•	om the		olay F		bled.	
Restriction	X = don't care This comma	nd has r	no effect v	when mod	ule is a	already	ı in dis	play o	n mode) .			
Register Availability			Norm Partia	al Mode On al Mode On al Mode On, al Mode On,	Sleep C Sleep C	Out Out Out	Yes Yes Yes Yes Yes Yes Yes	ity					
Default			Powe	Status er On Seque SW Reser HW Reser	İ		Disp Disp	ult Valu play Off play Off play Off	•				
Flow Chart													











14.2.20 Column Address Set (2Ah)

2AH					CASET	(Columi	n Addres	ss Set)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	Х	0	0	1	0	1	0	1	0	2Ah
1 st Parameter	1	1	↑	х	XS15	XS14	XS13	XS12	XS11	XS10	XS9	XS8	ī
2 nd Parameter	1	1	↑	x	XS7	XS6	XS5	XS4	XS3	XS2	XS1	XS0	i
3 rd Parameter	1	1	↑	х	XE15	XE14	XE13	XE12	XE11	XE10	XE9	XE8	ī
4 th Parameter	1	1	1	х	XE7	XE6	XE5	XE4	XE3	XE2	XE1	XE0	-


This command is used to define area of frame memory where MCU can access.

This command makes no change on the other driver status.

The values of XS[15:0] and XE[15:0] are referred when RAMWR command comes. Each value represents one column line in the Frame Memory.



Restriction



X = don't care

XS [15:0] always must be equal to or less than XE[15:0].

When XS[15:0] or XE[15:0] is greater than maximum address like below, data of out of range will be ignored.

1. 132X132 memory base (GM='101')

(Parameter range: $0 \le XS[15:0] \le XE[15:0] \le 131(0083h):MV="0"$)

(Parameter range: $0 \le XS[15:0] \le XE[15:0] \le 131(0083h):MV="1"$)

2. 130X130 memory base (GM='100')

(Parameter range: $0 \le XS[15:0] \le XE[15:0] \le 129(0081h):MV="0"$)

(Parameter range: $0 \le XS[15:0] \le XE[15:0] \le 129(0081h):MV="1"$)

3. 128X160 memory base (GM='011')

(Parameter range: $0 \le XS[15:0] \le XE[15:0] \le 127(007Fh):MV="0"$)

(Parameter range: $0 \le XS[15:0] \le XE[15:0] \le 159(009Fh):MV="1"$)

4. 120X160 memory base (GM='010')

(Parameter range: $0 \le XS[15:0] \le XE[15:0] \le 119(0077h):MV="0"$)

(Parameter range: $0 \le XS[15:0] \le XE[15:0] \le 159(009Fh):MV="1"$)

5. 128X128 memory base (GM='001')

(Parameter range: $0 \le XS[15:0] \le XE[15:0] \le 127(007Fh):MV="0"$)

(Parameter range: $0 \le XS[15:0] \le XE[15:0] \le 127(007Fh):MV="1"$)

6. 132X162 memory base (GM='000')


(Parameter range: $0 \le XS[15:0] \le XE[15:0] \le 131(0083h):MV="0"$)





	(Parameter range: 0	≤XS[15:0] ≤XE[15:0]] ≤127(00A1h):MV="1")			
	X = Don't care					
			Status	Availability		
		Normal Mode On	, Idle Mode Off, Sleep Out	Yes		
Register		Normal Mode On	n, Idle Mode On, Sleep Out	Yes		
Availability		Partial Mode On	, Idle Mode Off, Sleep Out	Yes		
		Partial Mode On	, Idle Mode On, Sleep Out	Yes		
		Sleep In		Yes		
	1. 132 x 132 memory bas	se(GM='101')				
	Status		Default Value			
		XS[15:0]		EX[15:0] (MV=1)	2.	130 x 130 memor
	Power On Sequence	0000h	0083h(1	•		base(GM='100')
	S/W Reset	0000h	0083h(131)	0083h(131)		,
	HW Reset	0000h	0083h(1	31)	_	
	Status		Default Value		3.	128 x 160 memor
	Otatao	XS[15:0]		EX[15:0] (MV=1)		base(GM='011')
	Power On Sequence	0000h	0081h(1	29)	_	
	S/W Reset	0000h	0081h(129)	0081h(129)		100 100
	HW Reset	0000h	0081h(12	29)	4.	120 x 160 memor base(GM='010')
	Status		Default Value			base(Givi= 010)
	Otatao	XS[15:0]		EX[15:0] (MV=1)		
	Power On Sequence	0000h	007Fh(1	27)	5.	128 x 128 memor
	S/W Reset	0000h	007Fh(127)	009Fh(159)		base(GM='001')
Default	HW Reset	0000h	007Fh(1	27)		
Doladit	Status		Default Value		6.	132 x 162 memor
	Otatas	XS[15:0]	XE[15:0]	EX[15:0] (MV=1)		base(GM='000')
	Power On Sequence	0000h	0077h(1	19)	-	
	S/W Reset	0000h	007Fh(119)	009Fh(159)		
	HW Reset	0000h	0077h(1	19)		
	Status		Default Value			
		XS[15:0]		EX[15:0] (MV=1)		
	Power On Sequence	0000h	007Fh(1)	27)	-	
	S/W Reset	0000h	007Fh(127)	009Fh(127)		
	HW Reset	0000h	0077h(1	19)		
	Status		Default Value			
		XS[15:0]	· · · ·	EX[15:0] (MV=1)		
	Power On Sequence	0000h	0083h(1	31)		
	S/W Reset	0000h	0083h(131)	00A1h(161)		
	HW Reset	0000h	0083h(1	31)		









14.2.21 Page Address Set (2Bh)

2BH					F	PASET (Pa	age Addre	ess Set)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	Х	0	0	1	0	1	0	1	1	2Bh
1 st Parameter	1	1	1	х	YS15	YS14	YS13	YS12	YS11	YS10	YS9	YS8	-
2 nd Parameter	1	1	1	x	YS7	YS6	YS5	YS4	YS3	YS2	YS1	YS0	-
3 rd Parameter	1	1	1	x	YE15	YE14	YE13	YE12	YE11	YE10	YE9	YE8	-
4 th Parameter	1	1	1	x	YE7	YE6	YE5	YE4	YE3	YE2	YE1	YE0	-


This command is used to define area of frame memory where MCU can access.

This command makes no change on the other driver status.

The value of YS [15:0] and YE [15:0] are referred when RAMWR command comes.

Each value represents one Page line in the Frame Memory.





YS [15:0] always must be equal to or less than EP [15:0].

When YS[15:0] or YE[15:0] is greater than maximum row address like below, data of out of range will be ignored.

- 1. 132X132 memory base (GM='101')
 - (Parameter range: $0 \le YS[15:0] \le YE[15:0] \le 131(0083h)$):MV="0"
 - (Parameter range: $0 \le YS[15:0] \le YE[15:0] \le 131(0083h)$):MV="1"
- 2. 130X130 memory base (GM='100')
 - (Parameter range: $0 \le YS[15:0] \le YE[15:0] \le 129(0081h)$):MV="0"
 - (Parameter range: $0 \le YS[15:0] \le YE[15:0] \le 129(0081h)$):MV="1"
- Restriction
- 3. 128X160 memory base (GM='011') $(\text{Parameter range: } 0 \leq \text{YS}[15:0] \leq \text{YE}[15:0] \leq 159(009\text{Fh})):\text{MV}="0"$
 - (Parameter range: $0 \le YS[15:0] \le YE[15:0] \le 127(007Fh)$):MV="1"
- 4. 120X160 memory base (GM='010')
 - (Parameter range: $0 \le YS[15:0] \le YE[15:0] \le 159(009Fh)$):MV="0"
 - (Parameter range: $0 \le YS[15:0] \le YE[15:0] \le 119(0077h)$):MV="1"
- 5. 128X128 memory base (GM='001')
 - (Parameter range: $0 \le YS[15:0] \le YE[15:0] \le 127(007Fh)$):MV="0"
 - (Parameter range: $0 \le YS[15:0] \le YE[15:0] \le 127(007Fh)$):MV="1"
- 6. 132X162 memory base (GM='000')



SW Reset

a-Si TFT LCD Single Chip Driver 132RGBx162 Resolution and 262K color




	(Parameter range: 0≦	YS[15:0] ≦YE[15:0] ≦	≦161(00A1h)):MV="0"			
	(Parameter range: 0≤	YS[15:0] ≦YE[15:0] ≦	131(0083h)):MV="1"			
	X = Don't care					
			Status	Availability		
		Normal Mode On	Idle Mode Off, Sleep Out	Yes		
Register			Idle Mode On, Sleep Out	Yes		
Availability			Idle Mode Off, Sleep Out	Yes		
,			Idle Mode On, Sleep Out	Yes		
		Sleep In		Yes		
	1. 132 x 132 memory bas	se(GM='101')				
			Default Value		1	
	Status	YS[15:0]		YX[15:0] (MV=1)	2.	130 x 130 memory
	Power On Sequence	0000h	0083h(13			base(GM='100')
	S/W Reset	0000h	0083h(131)	0083h(131)	3.	128X160 memory
	HW Reset	0000h	0083h(13	31)]	base(GM='011')
	Chahua		Default Value			,
	Status	YS[15:0]	YE[15:0]	YX[15:0] (MV=1)	4.	120X160 memory
	Power On Sequence	0000h	0081h(12	(9)		base(GM='010')
	S/W Reset	0000h	0081h(129)	0081h(129)		
	HW Reset	0000h	0081h(12	29)	5.	120X160 memory
	Status		Default Value			base(GM='001')
		YS[15:0]	YE[15:0] (MV=0)	YE[15:0] (MV=1)	_ [100V160 maman
	Power On Sequence	0000h	009Fh(15	59)	6.	132X162 memory base(GM='000')
Default	SW Reset	0000h	009Fh(159)	007Fh(127)		base(Givi= 000)
	HW Reset	0000h	009Fh(15	59)		
	Status		Default Value			
		YS[15:0]	YE[15:0] (MV=0)	YE[15:0] (MV=1)		
	Power On Sequence	0000h	009Fh(15	59)		
	SW Reset	0000h	009Fh(159)	0077h(119)		
	HW Reset	0000h	009Fh(15	59)		
	Status		Default Value			
		YS[15:0]	YE[15:0] (MV=0)	YE[15:0] (MV=1)	_	
	Power On Sequence	0000h	007Fh(12		_	
	SW Reset	0000h	007Fh(127)	007Fh(127)	_	
	HW Reset	0000h	007Fh(12	27)	-	
	Status		Default Value		4	
		YS[15:0]	YE[15:0] (MV=0)	YE[15:0] (MV=1)	_	
	Power On Sequence	0000h	00A1h(16	61)	1	

00A1h(161)

0000h

0083h(131)










14.2.22 Memory Write (2Ch)

2CH						RAMW	R (Mem	ory Wri	te)							
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX			
Command	0	1	1	х	0	0	1	0	1	1	0	0	2Ch			
1 st Parameter	1	1	1	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	-			
: TU =	1	1	1	X	:	:	:	:	:	:	:	:	:			
N [™] Parameter	1	1	<u> </u>	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	-			
				ransfer dat change to t				iemory.								
				-												
			and is acc	cepted, the	columr	1 registe	r and the	e page re	egister a	are reset	to the S	start Colun	nn/ Start			
Description	Page po	sitions.														
Description	The Star	t Columr	n / Start P	age position	ons are	different	in acco	rdance v	vith MAI	OCTL se	tting.					
	Then D[17:0] is s	tored in fr	ame mem	ory and	the colu	mn refis	ster and	the row	register	increme	ented.				
	Sending	any othe	er comma	nd can sto	p frame	Write.										
	X=Don't	care														
	In all col	n all color modes, there is no restriction on length of parameters. 1. 132X132 memory base (GM='101')														
	1. 132															
	132	132X132X18-bit memory can be written by this command.														
	Me	Memory range(0000h, 0000h) -> (0083h,083h)														
	2. 130	X130 me	emory bas	se (GM='1	00')											
	130	X130X1	8-bit mem	nory can be	e writter	by this	commai	nd.								
	Me	mory ran	ge(0000h	ı, 0000h) -:	> (00811	h,081h)										
	3. 128	3X160 me	emory bas	se (GM='0	11')											
	128	X160X1	8-bit mem	nory can be	e writter	by this	commai	nd.								
Restriction	Me	mory ran	ge(0000h	, 0000h) -:	> (007F	h,09Fh)										
	4. 120	X160 me	emory bas	se (GM='0	10')											
	120	X160X1	8-bit mem	nory can be	e writter	by this	commai	nd.								
	Me	emory rar	nge(0000h	n, 0000h) -	> (0077	h,09Fh)										
	5. 128	3X128 m	emory bas	se (GM='0	01')											
	120)X128X1	8-bit mem	nory can be	e writter	by this	commai	nd.								
	Me	emory rar	nge(0000h	n, 0000h) -	> (007F	h,007Fh	1)									
	6. 132	2X162 me	emory bas	se (GM='0	00')											
	132	2X162X18	8-bit mem	nory can be	e writter	by this	commai	nd.								
	Me	emory rar	nge(0000h	n, 0000h) -	> (0083	sh,00A1h	1)									
						Statu	ıs			Availabil	litv					
				Normal	Mode C			f, Sleep		Yes						
Register								n, Sleep		Yes						
Availability								f, Sleep		Yes						
				Partial	Mode C	n, Idle N	/lode Or	ı, Sleep	Out	Yes						
				Sleep In	1					Yes						









14.2.23 Color Setting fro 4K, 65K and 262K (2Dh)

2DH	RAMWR (Memory Write)														
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
Command	0	1	1	Х	0	0	1	0	1	1	0	1	2Dh		
1 st Parameter	1	1	↑	Х	Х	Х	R005	R004	R003	R002	R001	R000	-		
:	1	1	1	Х	Х	Х	Rnn5	Rnn4	Rnn3	Rnn2	Rnn1	Rnn0	-		
32 nd Parameter	1	1	1	Х	Х	Х	R315	R314	R313	R312	R311	R310	-		
33 rd Parameter	1	1	1	Х	Х	Х	G005	G004	G003	G002	G001	G000	-		
:	1	1	1	Х	Х	Х	Gnn5	Gnn4	Gnn3	Gnn2	Gnn1	Gnn0	-		
96 th Parameter	1	1	1	Х	Х	Х	G635	G634	G633	G632	G631	G630	-		
97 th Parameter	1	1	1	Х	Х	Х	B005	B004	B003	B002	B001	B000			
:	1	1	1	Х	Х	Х	Bnn5	Bnn4	Bnn3	Bnn2	Bnn1	Bnn0	-		
128 th Parameter	1	1	1	Х	Х	Χ	B315	B314	B313	B312	B311	B310	-		
Description	the LU In this table. This co	T regard	lless of the state	ne color m	and 65I	K-color(mmand	5-6-5) da s/parame	ata input eters and	are trans	iferred 6 ⁻	That-6(G)-6(B) thr	st be written to		
Restriction	Do not	send ar	ny comm	and before	e the las	st data i	s sent or	· LUT is r	not define	ed correc	ctly.				
Register Availability		Status Availability Normal Mode On, Idle Mode Off, Sleep Out Yes Normal Mode On, Idle Mode On, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes													
Default				;	Status r On Se SW Res	equence set	Con	ents of m	fault Vanemory is memory is memory i	s et rand s not cle	ared				
Flow Chart			1st 64t 65t	BSET(2D) Parameter : : th Parameter : : th Parameter : : th Parameter	n)				Pr	egend ommand arameter Display Action Mode		- 1 			





14.2.24 Memory Read (2Eh)

2EH		iouu (RAMR	D (Mem	ory Rea	d)					
2211	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	↑ ↑	х	0	0	1	0	1	1	1	0	2Eh	
1 st Parameter	1	1	1	Х	Х	Х	Х	Х	Х	Х	Х	х	Х	
2 nd Parameter	1	<u> </u>	1	х	D17	D16	D15	D14	D13	D12	D11	D10	Х	
:	1	1	1	Х	:	:	:	:	:	:	:	:	Х	
N th Parameter	1	1	1	Х	Dn7	Dn6	Dn5	Dn4	Dn3	Dn2	Dn1	Dn0	х	
Description	This com When th Row pos The Star Then D [Frame R	nmand mis commissitions. t Column [17:0] is relead can	and is accommodately and is accommodately ac	ransfer date change to change to check the composition from the freed by sence color coding and change the color coding and change the change t	other dri	ver stat registe lifferent emory a other co	us. r and the in accord nd the command	en row re dance w olumn re	ith MAD	CTL set	ting. ow regis	ter increm	ented.	
Doctriction	X = Don'		s, the Frai	me Read is	s always	24 bit s	so there	is no res	striction	on lengt	h of para	ameters.		
Restriction	Note: Me	emory Re	ead is only	y possible	via the F	Parallel	Interface)						
Register Availability Default	Status													
Flow Chart				Dummy Image Doj,D2[17:	Read	17:0]	Content	is of med		Le con	gend nmand ameter splay ction lode		- ¬	




14.2.25 Partial Area (30h)

30H						PLTAR (Partial Ar	ea)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	х	0	0	1	1	0	0	0	0	30h
1 st Parameter	1	1	1	x	PSL15	PSL14	PSL13	PSL12	PSL11	PSL10	PSL9	PSL8	-
2 nd Parameter	1	1	1	x	PSL7	PSL6	PSL5	PSL4	PSL3	PSL2	PSL1	PSL0	-
3 rd Parameter	1	1	1	x	PEL15	PEL14	PEL13	PEL12	PEL11	PEL10	PEL9	PEL8	-
4 th Parameter	1	1	1	х	PEL7	PEL6	PEL5	PEL4	PEL3	PEL2	PEL1	PEL0	-


This command defines the partial mode's display area. There are 4 parameters associated with this command, the first defines the Start Row (PSL) and the second the End Row (PEL), as illustrated in the figures below. PSL and PEL refer to the Frame Memory Line Pointer.

If End Row>Start Row when MADCTL B4=0:




If End Row > Start Row when MADCTL ML=1:






If End Row < Start Row when MADCTL ML=0:



If End Row < Start Row when MADCTL ML=1:











14.2.26 Vertical Scrolling Definition (33h)

33H					VSCRDE	F (Vertic	al Scroll	ing Defir	nition)				
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	х	0	0	1	1	0	0	1	1	33h
1 st	4	4			TFA	TFA	TFA	TFA	TFA	TFA	TFA	TFA	
Parameter	ı	I	T	Х	15	14	13	12	11	10	9	8	-
2 nd	4				TFA	TFA	TFA	TFA	TFA	TFA	TFA	TFA	
Parameter	1	ı	T	Х	7	6	5	4	3	2	1	0	-
3 rd	4				VSA	VSA	VSA	VSA	VSA	VSA	VSA	VSA	
Parameter	ı	I	T	Х	15	14	13	12	11	10	9	8	-
4 th	4				VSA	VSA	VSA	VSA	VSA	VSA	VSA	VSA	
Parameter	1	ı	T	Х	7	6	5	4	3	2	1	0	-
5 th	4		*		BFA	BFA	BFA	BFA	BFA	BFA	BFA	BFA	
Parameter	I	I	T	Х	15	14	13	12	11	10	9	8	-
6 th	4	4	*		BFA	BFA	BFA	BFA	BFA	BFA	BFA	BFA	
Parameter	l I			Х	7	6	5	4	3	2	1	0	-

This command defines the Vertical Scrolling Area of the display.


When MADCTL ML=0

The 1st & 2nd parameter TFA[15...0] describes the Top Fixed Area (in No. of lines from Top of the Frame Memory and Display).

The 3rd & 4th parameter VSA[15...0] describes the height of the Vertical Scrolling Area (in No. of lines of the Frame Memory [not the display] from the Vertical Scrolling Start Address). The first line read from Frame Memory appears immediately after the bottom most line of the Top Fixed Area.

The 5th 6th parameter BFA[15...0] describes the Bottom Fixed Area (in No. of lines from Bottom of the Frame Memory and Display).

TFA, VSA and BFA refer to the Frame Memory Line Pointer.




Description

When MADCTL ML=1

The 1st & 2nd parameter TFA[15...0] describes the Top Fixed Area (in No. of lines from Bottom of the Frame Memory and Display).

The 3rd & 4th parameter VSA[15...0] describes the height of the Vertical Scrolling Area (in No. of lines of the Frame Memory [not the display] from the Vertical Scrolling Start Address). The first line read from Frame Memory appears immediately after the top most line of the Top Fixed Area.

The 5th 6th parameter BFA[15...0] describes the Bottom Fixed Area (in No. of lines from Top of the Frame Memory and Display).








	The condition is (TFA+VSA+BFA)=128 in 128RGBx128 (GM="001")												
	The co	ondition is (TFA+VSA+I	BFA)=128 in 1	28RGBx	128 (GM=	:"001")							
	The co	ondition is (TFA+VSA+I	BFA)=130 in 1	30RGBx	130 (GM=	:"100")							
İ	The co	ondition is (TFA+VSA+I	BFA)=132 in 1	32RGBx	132 (GM=	:"101")							
	The co	ondition is (TFA+VSA+I	BFA)=160 in 1	28RGBx	160 (GM=	"011") or	120RGBx	(160(GM=	·"010")				
Restriction	The co	ondition is (TFA+VSA+I	BFA)=162 in 1	32RGBx	162(GM=	'000")							
	Othen	wise Scrolling mode is a	undefined.		•	•							
		tical Scroll Mode, MAD		er MV sho	uld be se	t to '0' — tł	nis affects	the Fran	ne memor	v Write.			
	• • • •	asa. Solon Modo, W/VD	c paramote		50 00		4110010	o i iuii	.5 111511161	,			
		П		Statu	ıs		Ava	ilability					
		Ī	Normal Mode	On, Idle I	Mode Off,	Sleep Ou		Yes					
Register			Normal Mode	On, Idle I	Mode On,	Sleep Ou	ıt	Yes					
Availability		L	Partial Mode	On, Idle N	Node Off,	Sleep Ou	t	Yes					
		_	Partial Mode	On, Idle N	Mode On,	Sleep Ou	t	Yes	_				
		<u> </u>	Sleep In				,	Yes					
		Status				Defaul	t Value						
		Status	TFA[15:0]			Defaul VSA[BFA[15:0]			
Default		Status GM	TFA[15:0] "xx"	"101"	"100"			"001"	"000"	BFA[15:0] "xx"			
Default		23030		"101" 0083h	"100" 0081h	VSA[15:0]	"001" 0080h	"000" 00A2h				
Default		GM Power On Sequence SW Reset	"xx" 0000h 0000h	0083h 0083h	0081h 0081h	VSA["011" 00A0h 00A0h	"010" 00A0h	0080h 0080h	00A2h 00A2h	"xx" 0000h 0000h			
Default		GM Power On Sequence	"xx" 0000h	0083h	0081h	VSA["011" 00A0h	15:0] "010" 00A0h	0080h	00A2h	"xx" 0000h			























14.2.27 Tearing Effect Line Off (34h)

TEOFF (Tearing Effect Line OFF) D/CX RDX WRX D17-8 D7 D6 D5 D4 D3 D2 D1 D0 HE													
D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
0	1	1	х	0	0	1	1	0	1	0	0	34h	
NO PARA	METER												
This com	mand is u	sed to turn	OFF (Active	e Low) t	he Teari	ng Effe	ct outpu	ıt signal	from the	e TE sig	nal line.		
This com	mand has	no effect w	vhen Tearin	g Effect	output i	s alread	dy OFF.						
				Stat	us			Availal	oility				
								Yes	3				
				n, Idle I	Mode O	n, Sleep	o Out						
		Sle	ep In					Yes	3				
				Statu	s	Defa	ault Val	lue					
			Powe	er On Se	equence)	OFF						
SW Reset OFF													
			HW I	Reset			OFF						
		TEOF	F(34h)					Para Dis	nmand nmeter splay etion				
	0 NO PARA This com	0 1 NO PARAMETER This command is used. This command has	O 1 ↑ NO PARAMETER This command is used to turn This command has no effect v Note Note Pa Pa Sile TE Line C	D/CX RDX WRX D17-8 0 1 ↑ x NO PARAMETER This command is used to turn OFF (Active of the command has no effect when Tearing of the command has no effect w	D/CX RDX WRX D17-8 D7 0 1 ↑ x 0 NO PARAMETER This command is used to turn OFF (Active Low) to this command has no effect when Tearing Effect Normal Mode On, Idle Normal Mode On, Idle Partial Mode On, Idle Partial Mode On, Idle Isleep In Statu	D/CX RDX WRX D17-8 D7 D6 0 1	D/CX RDX WRX D17-8 D7 D6 D5 0 1 ↑	D/CX RDX WRX D17-8 D7 D6 D5 D4 0 1 ↑	D/CX RDX WRX D17-8 D7 D6 D5 D4 D3 0 1 ↑	D/CX RDX WRX D17-8 D7 D6 D5 D4 D3 D2 0 1 ↑	D/CX	D/CX	






14.2.28 Tearing Effect Line On (35h)

35H	TEON (Tearing Effect Line ON)													
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	1	Х	0	0	1	1	0	1	0	1	35h	
1 st Parameter	1	1	↑	х	х	х	х	х	х	х	х	М	00h	
	This command	d is used to	turn ON the	Tearing Effe	ect outpu	t signal	from the	TE signa	al line. T	his outpu	ut is not a	affected by	changing	
	MADCTL bit M				·					·				
	The Tearing E	ffect Line C	On has one p	oarameter wh	nich desc	ribes the	e mode d	of the Te	aring Eff	ect Outp	ut Line. ((X=Don't Ca	are).	
	When M=0:													
	The Tearing E	ffect Outpu	t line consis	ts of V-Blank	ing infor	mation c	nly.:							
				—			tv	⁄dl				vdh		
		0 1		\neg							<i></i>	-		
Description	Vertical Tin	ne Scale	_								_/	/		
	When M=1: The Tearing Effect Output Line consists of both V-Blanking and H-Blanking information:													
	The Tearing Effect Output Line consists of both V-Blanking and H-Blanking information:													
	tvdh tvdl													
		/ _{V-Syi}	nc	/ _/					/ \	_/ \	_/	Sync		
		,	Invisible Line	1st Line							←→ 480th	yrio		
			Lino								Line			
	Note: During	Sleep In M	lode with T	earing Effec	t Line O	n, Teari	ng Effec	t Outpu	t pin wil	l be acti	ve Low.			
Restriction	This command	d has no eff	ect when Te	earing Effect	output is	already	OFF.							
					Statu	JS		A	vailabili	ty				
			N	ormal Mode	On, Idle	Mode Of	f, Sleep	Out	Yes					
Register			N	ormal Mode	On, Idle	Mode O	n, Sleep	Out	Yes					
Availability			Р	artial Mode (On, Idle N	Mode Of	f, Sleep (Out	Yes					
				artial Mode (On, Idle N	∕lode Or	ı, Sleep (Out	Yes					
			S	leep In					Yes					
					atus		Defau	ılt Value	:					
Default				Power Or			earing eff							
					Reset		earing eff							
				HW	Reset	Ţ€	earing eff	ect off &	M=0					











14.2.29 Memory Access Control (36h)

36H	MADCTL (Memory Access Control)													
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	1	Х	0	0	1	1	0	1	1	0	36h	
1 st Parameter	1	1	↑	х	MY	MX	MV	ML	RGB	МН	x	x	00h	

This command defines read/write scanning direction of frame memory.

This command makes no change on the other driver status.

Bit Assignment


Bit	Description	Comment						
MY	Row Address Order							
MX	Column Address Order	These 3 bits controls MPU to memory write/read direction.						
MV	Page/Column Selection							
ML	Vertical Order	LCD Vertical refresh direction control						
		Color selector switch control						
RGB	RGB/BGR Order	0=RGB color filter panel						
		1=BGR color filter panel						
NAL I	Diaminu data latah andan	'1'=LCD Refresh right to left						
MH	Display data latch order	'0'=LCD Refresh left to right						

	В5	В6	В7	Image in Frame Memory
Description	0	0	0	B
	0	0	1	B
	0	1	0	B
	0	1	1	E

B5	В6	В7	Image in Frame Memory
1	0	0	B E
1	0	1	
1	1	0	B
1	1	1	











Default	StatusDefault ValuePower On SequenceMY=0,MX=0,MV=0,ML=0,RGB=0,MH=0SW ResetNo ChangeHW ResetMY=0,MX=0,MV=0,ML=0,RGB=0,MH=0
Flow Chart	Legend Command Parameter Display Action RGB, MH Mode Sequential transfer





14.2.30 Vertical Scrolling Start Address (37h)

37H	VSCRSADD (Vertical Scrolling Start Address)													
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	↑	х	0	0	1	1	0	1	1	1	37h	
1 st	4	4		.,	SSA	SSA	SSA	SSA	SSA	SSA	SSA	SSA	00h	
Parameter	ı	ı		X	15	14	13	12	11	10	9	8	00h	
2 nd	_	_			SSA	SSA	SSA	SSA	SSA	SSA	SSA	SSA	001-	
Parameter	1	1	1	Х	7	6	5	4	3	2	1	0	00h	


This command is used together with Vertical Scrolling Definition (33h). These two commands describe the scrolling area and the scrolling mode.

The Vertical Scrolling Start Address command has one parameter which describes the address of the line in the Frame Memory that will be written as the first line after the last line of the Top Fixed Area on the display as illustrated below: This command Start the scrolling.

When MADCTL ML=0

Example: GM=000, 132RGBx162


When Top Fixed Area = Bottom Fixed Area = 00, Vertical Scrolling Area = 162 and Vertical Scrolling Pointer SSA='3'.



When MADCTL ML=1

Example: GM=000, 132RGBx162

Description When Top Fixed Area = Bottom Fixed Area = 00, Vertical Scrolling Area = 162 and SSA='3'.



Note:

When new Pointer position and Picture Data are sent, the result on the display will happen at the next Panel Scan to avoid tearing

effect. SSA refers to the Frame Memory scan address

When new Pointer position and Picture Data, internal system works as 128x128 and maximum scan address becomes 127

internal of 161.

X=Don't care

Restriction

Since the value of the Vertical Scrolling Start Address is absolute (with reference to the Frame Memory), it must not enter the fixed area (defined by Vertical Scrolling Definition (33h) – otherwise undesirable image will be displayed on the Panel. SSA[15:0] is based on 1-line unit.

SSA[15:0] =0000h, 0001h, 0002h, 003h, ..., 00A1h





		Status		Availability				
		Normal Mode On, Idle Mode Off, Slee	p Out	Yes				
Register		Normal Mode On, Idle Mode On, Slee	Yes					
Availability		Partial Mode On, Idle Mode Off, Slee	p Out	Yes				
		Partial Mode On, Idle Mode On, Sleep	Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes					
		Sleep In		Yes				
		Status Def	ault Va	lue				
D ();		Power On Sequence	0000h					
Default		SW Reset	0000h					
		HW Reset	0000h					
Flow Chart	See Vertical Scrolling Definition	on (33h) description.						





14.2.31 Idle Mode Off (38h)

38H	IDMOFF (Idle Mode Off)												
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	Х	0	0	1	1	1	0	0	0	38h
Parameter	NO PARA	METER											
Description		ll be no a	bnormal v	cover from isible effect			mode (change	transit	ion.			
Description	1. LCD	can disp	lay maxim	um 4096, 6	55K, 26	2K colo	rs.						
		•	-	y is applied									
	X = don't	t care											
Restriction	This comr	mand has i	no effect wh	nen module i	s already	y in idle	off mode	e.					
					Stat	tus			Availab				
Danistan				ormal Mode					Yes				
Register Availability				ormal Mode Partial Mode			•		Yes Yes				
rivaliability				artial Mode					Yes				
				leep In			,		Yes				
Default				Power (Status On Sequ V Reset V Reset	ence	ldle Idle	Mode C Mode C Mode C	Off Off				
Flow Chart		III	DMOFF(38	Bh)					Sec	Comm Param Displ Action Moc	and eter lay		






14.2.32 Idle Mode On (39h)

39H	IDMON (Idle Mode On)												
	D/CX	RDX WF	X D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1 ↑	Х	0	0	1	1	1	0	0	1	39h	
Parameter	NO PARAME	TER											
Description	This comma There will b In the Idle n 1. Color e the Fra 2. 8-Color	and is used to be no abnormation mode, expression is rate. Imme Memory, a rate frame om IDMON by	enter into Idle Il visible effect educed. The p B color depth of frequency is a Idle Mode Off(mory R5 R4 R3 R 0XXX 0XXX 1XXX 1XXX 1XXX 1XXX 1XXX 1XXX 1XXX 1XXX 1XXX	on the divinary a data is dipplied. 38h) cor 2 R1 R0 XX XX XX XX XX XX XX XX XX	ind the splayed	seconda d.	G1 G0	Pa B5 B4		play 31 B0	n R,G a	nd B in	
Restriction	This commar	nd has no effect	when module is	already i	in idle o	n mode							
1 100111011011	5 5511111101			oaay 1									
				Statu		" 6:		vailabi	lity				
Pogiator			Normal Mode Normal Mode					Yes Yes					
Register Availability			Partial Mode					Yes					
Availability			Partial Mode					Yes					
			Sleep In	On, raid i	*.ouc OI	i, ciccp (Jui	Yes					
Default	Status Default Value Power On Sequence Idle Mode Off SW Reset Idle Mode Off												
Flow Chart													
	ı												










14.2.33 Interface Pixel Format (3Ah)

39H	IDMON (Idle Mode On)																
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX				
Command	0	1	1	Х	0	0	1	1	1	0	1	0	3Ah				
1 st Parameter	1	1	1	х	VIPF3	VIPF2	VIPF1	VIPF0	D3	IFPF2	IFPF1	IFPF0	66h				
	This con	nmand is	used to	define the	format	of RGB	picture d	ata, whic	ch is to	be trans	ferred vi	a the MC	U				
	interface	. The for	mats are	shown in	the tabl	e:											
		Bit			Desci	ription				Valu	ie						
		VIPF					oixel (1 tir										
		VIPF		RGB Inf	terface C	Color Fo	mat	"0110"=18 bit/pixel (1 times data transfer)									
		VIPF							•	oixel (3 tir		transfer)					
		VIPF)							ot defined	<u> </u>						
Description		D3	n	Contro	llotorfor	o Color	Format	,	lot Used	<u>, </u>							
		IFPF:		Control Interface Color Format					=12 bit/ =16 bit/								
		IFPF						"101"=16 bit/pixel "110"=18 bit/pixel									
			O		The others = not defined												
	Note																
	1.ln 12-k	1.In 12-bits/Pixel, 16-bits/Pixel mode, the LUT is applied to transfer data into the Frame Memory.															
	2. When	VIPF[3:	0]=1110,	6-bits dat	a width o	of 3-time	s transfe	r is used	d to tran	smit 1 pi	xel data	with the	18-bits				
	color de	oth inforr	nation.														
	X = don'	t care															
Restriction	There is	no visib	e effect ι	until the Fi	rame Me	mory is	written to). 									
						Status			Availab	oility							
				Normal I	Mode On,	Idle Mod	le Off, Sle	ep Out	Yes	3							
Register				Normal I	Mode On,	Idle Mod	le On, Sle	ep Out	Yes	5							
Availability				Partial N	/lode On,	Idle Mod	e Off, Slee	ep Out	Yes	3							
						Idle Mod	e On, Sle	ep Out	Yes								
				Sleep In					Yes	6							
					Status		De	fault Val	ue								
Default				Power On Sequence 18bit/pixe													
				SW Reset No change													










14.2.37 Frame Rate Control (In normal mode/Full colors) (B1h)

B1h	Frame Rate Control(In normal mode/Full colors)														
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX			
Command	0	1	↑	1	0	1	1	0	0	0	1	B1h			
1 st Parameter	1	1	↑	x	x	х	DIVA4	DIVA3	DIVA2	DIVA1	DIVA0	х			
2 nd Parameter	1	1	1	х	х	VPA5	VPA4	VPA3	VPA2	VPA1	VPA0	х			
	Sets the	division ra	atio for int	ernal clocl	ks of Norm	nal mode a	at CPU int	erface mo	de.	•					
	DIVA[4:0)]: division	ratio for i	nternal clo	ocks when	Normal n	node.								
	VPA[5:0]: VS porc	h for inter	nal clocks	when Nor	mal mode)								
		$Frame_rate = \frac{200kHz}{(Line + VPA[5:0])(DIVA[4:0] + 4)}$													
	(1	(1) When GM=101(132*132)													
		In Normal mode, line=132, Default value DIVA[4:0]=17, VPA[5:0]=20, Frame rate=62.7Hz													
	(2) When GM=100(130*130)														
Description		In Nor	mal mode	, line=130	, Default v	alue DIV	A[4:0]=17,	VPA[5:0]=	=20, Fram	e rate=63.	.5Hz				
	(3		GM=011(
					, Default v	alue DIV	\[4:0]=14,	VPA[5:0]=	=20, Fram	e rate=61.	.7Hz				
	(4		GM=010(
					, Default v	alue DIV	A[4:0]=14,	VPA[5:0]=	=20, Fram	e rate=61.	.7Hz				
	(5		GM=001(
					, Default v	alue DIV	A[4:0]=17,	VPA[5:0]=	=20, Fram	e rate=64.	.4Hz				
	(6		GM=000(5 ();	. 504		\							
		In Nor	mal mode	, line=162	, Default v	alue DIV	\[4:0]=14,	VPA[5:0]=	=20, Fram	e rate=61	Hz				
Restriction	-														
						Status		A	/ailability						
				Normal M	lode On, I	dle Mode	Off, Sleep	Out	Yes	_					
Register Availability				Normal M	lode On, I	dle Mode	On, Sleep	Out	Yes	_					
riegistei Avaliability			_	Partial M	lode On, Id	dle Mode	Off, Sleep	Out	Yes	4					
					lode On, Id	dle Mode	On, Sleep	Out	Yes	_					
				Sleep In					Yes						












14.2.38 Frame Rate Control(In Idle mode/8-colors) (B2h)

B2h	Frame Rate Control(In Idle mode/Full colors)											
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	1	0	1	1	0	0	1	0	B2h
1 st Parameter	1	1	↑	х	х	х	DIVB4	DIVB3	DIVB2	DIVB1	DIVB0	х
2 nd Parameter	1	1	1	х	х	VPB5	VPB4	VPB3	VPB2	VPB1	VPB0	х
i didilielei	Sets the division ratio for internal clocks of Idle mode at CPU interface mode.											
	DIVB[4:0]: division ratio for internal clocks when Idle mode.											
	VPB[5:0]: VS porch for internal clocks when Idle mode											
	$Frame_rate = \frac{200kHz}{(Line + VPB[5:0)(DIVB[4:0]+4)}$											
	(1) When GM=101(132*132)											
	In Normal mode, line=132, Default value DIVA[4:0]=17, VPA[5:0]=20, Frame rate=62.7Hz											
	(2) When GM=100(130*130)											
Description	In Normal mode, line=130, Default value DIVA[4:0]=17, VPA[5:0]=20, Frame rate=63.5Hz											
	(3) When GM=011(128*160)											
	In 8-color mode, line=160, Default value DIVB[4:0]=14, VPB[5:0]=20, Frame rate=61.7Hz											
	(4) When GM=010(120*160)											
	In 8-color I mode, line=160, Default value DIVB[4:0]=14, VPB[5:0]=20, Frame rate=61.7Hz											
	(5) When GM=001(128*128)											
	In 8-color mode, line=128, Default value DIVB[4:0]=17, VPB[5:0]=20, Frame rate=64.4Hz											
	(6) When GM=000(132*162)											
	In 8-color mode, line=162, Default value DIVB[4:0]=14, VPB[5:0]=20, Frame rate=61Hz											
Restriction	-											
			Γ		5	Status		Av	/ailability			
				Normal M	lode On, I	dle Mode	Off, Sleep	Out	Yes			
Dogistor Assallability				Normal M	lode On, I	dle Mode	On, Sleep	Out	Yes			
Register Availability				Partial M	lode On, Id	dle Mode	Off, Sleep	Out	Yes			
			<u> </u>	Partial M	lode On, Id	dle Mode	On, Sleep	Out	Yes	_		
				Sleep In					Yes	_		
	l											












14.2.39 Frame Rate Control(In Partial mode/full colors) (B3h)

B3h	Frame Rate Control(In Partial mode/Full colors)														
Don	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX			
Command	0	1	↑	1	0	1	1	0	0	1	1	B3h			
1 st		1		<u> </u>		<u>'</u>						Don			
Parameter	1	'	1	Х	Х	Х	DIVC4	DIVC3	DIVC2	DIVC1	DIVC0	Х			
2 nd		1	↑												
Parameter	1	'	1	Х	Х	VPC5	VPC4	VPC3	VPC2	VPC1	VPC0	Х			
	Sets the div	rision ratio	for intern	al clocks o	of Partial m	node at CF	PU interfac	ce mode.							
	DIVB[4:0]: c	ivision rai	io for inte	mai ciocks	s wnen Pa	rtiai mode									
	VPB[5:0]: VS porch for internal clocks when Partial mode														
	200177														
	Frame_rate =														
	$Frame_rate = \frac{200kHz}{(Line + VPC[5:0])(DIVC[4:0] + 4)}$														
	(1) When GM=101(132*132)														
	In Normal mode, line=132, Default value DIVA[4:0]=17, VPA[5:0]=20, Frame rate=62.7Hz														
	(2)	(2) When GM=100(130*130)													
Description	In Normal mode, line=130, Default value DIVA[4:0]=17, VPA[5:0]=20, Frame rate=63.5Hz														
	(3)	(3) When GM=011(128*160)													
	In Partial mode, line=160, Default value DIVC[4:0]=14, VPC[5:0]=20, Frame rate=61.7Hz														
	(4)	(4) When GM=010(120*160)													
		In Partial	mode, line	e=160, De	fault value	DIVC[4:0]=14, VP0	0[5:0]=20,	Frame rat	te=61.7Hz	<u>.</u>				
						•	•								
	(5)	When GM	1=001(126	120)											
		In Partial	mode, line	e=128, De	fault value	DIVC[4:0]=17, VP0	C[5:0]=20,	Frame rat	te=64.4Hz	:				
	(6)	When GM	1=000(132	2*162)											
		In Partial	mode. line	e=162. De	fault value	DIVC[4:0	1=14. VP(C[5:0]=20.	Frame rat	te=61Hz					
		a.t.a.		. 02, 20	radic raide	20[0	,,	>[0.0] =0 ,		.0 011.12					
Restriction	-														
					5.										
				I I N I -		atus	ff Olean (ilability						
Danistan				Normal Mo	· · · · · · · · · · · · · · · · · · ·				Yes						
Register Availability				Normal Mo Partial Mo			· · · · · · · · · · · · · · · · · · ·		Yes Yes						
Availability				Partial Mo	•				Yes						
				Sleep In	45 OH, IUI	o ividad O	., олоор С		Yes						
				F				I							
	(1) When	GM=0 <u>00(</u>	132*162),	GM=011(128*160)	or GM=01	0(120*160))		7					
			State	us			Default Va								
						DIVC4:0]		VPC[5		_					
		Po		Sequence		DEh/14d		14h/2		_					
	S/W Reset 0Eh/14d 14h/20d H/W Reset 0Eh/14d 14h/20d														
Default	(2) Mhar	CM 001/				OEh/14d GM-101/	120*100\	14h/2	ua	_					
	(3) When	GM=001(ı∠o I∠ŏ) <u>,</u>	GIVI=100(130 130),	•	132"132) Default Va	lue		7					
			State	us	Г	ـــــــــــــــــــــــــــــــــــــ	Joiault Va	VPB[5	5:01						
		P	ower On S	Sequence		11h/17d		11h/1							
			S/W R			11h/17d		11h/1							
			H/W R			11h/17d		11h/1							
	<u> </u>														











14.2.40 Display Inversion Control (B4h)

B4h						Display	Inversion	n Control								
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX			
Command	0	1	1	Х	1	0	1	1	0	1	0	0	B4h			
1 st				_^_			<u> </u>									
Parameter	1	1	1	Х	0	0	0	0	0	NLA	NLB	NLC	02H			
			n mode co													
	-NLA: Ir	nversion	setting in fo	ull colors r	normal mo	ode(Norm	al mode o	on)								
			NLA	Inv	version se			normal mo	de							
			0				version									
	NII D. I.		1	dl = = d = /	امام سم مام		nversion									
	-NLB: Ir	nversion	setting in lo	ne mode(-										
Description			NLB		Inver	rsion settir		mode								
			1				version									
	-NLC: Ir	nversion :		ull colors r	Frame Inversion ors partial mode(Partial mode on/Idle mode off)											
			NLC					partial mod								
			0	in	version S		version	Januai IIIO(10							
			1				nversion									
Restriction	If this re	egister no	t using the	register r	need be re	eserved.										
						Statu	S		Availa	bility						
								Sleep Out								
Register Availability								Sleep Out								
Availability					Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes											
				Sleep	Sleep In Yes											
		Status						Default Va	alue							
		Otatac			NLA		NLB		NL(07-0				
Default	Power	On Seq	uence		0d		1d		0d		()2h				
	S/W F	Reset			0d		1d		0d		(02h				
	H/W F	Reset			0d		1d		0d		(02h				
						Г				1						
						İ		Lege	nd	1						
		_				į]						
			NVCTR(B4h)		į	<u> </u>	comma	nd	」 i						
								Parame	ter	/						
	Ţ							Displa	ıy) !						
Flow Chart	_	1.12														
	1st Parameter NLA, NLB, NLC						Action									
								Mode								
						1			$\overline{}$							
								Sequential transfer								
						1										





14.2.41 RGB Interface Blanking Porch setting (B5h)

B5h	RGB Interface Blanking Porch setting														
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
Command	0	1	1	х	1	0	1	1	0	1	0	1	B5h		
1 st			+'												
	1	1	1	х	х	х	HBP5	HBP4	HBP3	HBP2	HBP1	HBP0	08h		
Parameter 2 nd															
	1	1	↑	х	VBP7	VBP6	VBP5	VBP4	VBP3	VBP2	VBP1	VBP0	03h		
Parameter 3 rd															
	1	1	↑	х	х	х	х	х	х	х	VBP9	VBP8	00h		
Parameter															
	Vertical and Horizontal back porch control when RGB I/F mode2(RCM[1:0]=11)														
	HBP[5:0]: Set the delay period from falling edge of HSYNC signal to first vali data.														
			HBP[5:0]	3P[5:0] No.of clock cycle of DOTCLK											
			00d												
			01d												
			02d	4											
			03d	5											
			:	:											
			:	(SETP	1)										
			:	:											
Description			62d												
			63d	65											
	VBP[9:0]: Set the	delay perio	d from fall	ing edge	of VSYN(C signal to	o first val	id line.						
			VBP[9:0]		clock cycl	e of HSY	NC								
			00d	(invalic	l)										
			01d	1											
			02d 03d	3											
			:	:											
			:	(STEP	1).										
				(3121	1).										
			1022d	1022											
Destriction			10220	1022											
Restriction	-														
					Status			Availability							
			Normal M	lode On, I	dle Mode	Off, Slee	o Out	/es							
Register			Normal M	lode On, I	dle Mode	On, Slee	o Out	Out Yes							
Availability			Partial Mo	ode On, Id	lle Mode (Off, Sleep	Out	es/es							
			Partial Mo	ode On, Id	lle Mode (On, Sleep	Out \	/es							
	1														





		0	Defaul	t Value	
		Status	HBP[5:0]	VBP[9:0]	
Default		Power On Sequence	08h	03h	
		S/W Reset	08h	03h	
		H/W Reset	08h	03h	
Flow Chart	/ 2nd	BPCTR(B5h) a parameter: HBP[5:0] a parameter: VBP[5:0] b parameter: VBP[9:8]		Paral Dis Act	gend mand meter play tion ode





14.2.43 Display Fuction set 5 (B6h)

B6h	RGB Interface Blanking Porch setting												
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	х	1	0	1	1	0	1	1	0	B6h
1 st	1	1	1	х	0	0	NO1	NO0	SDT1	SDT0	EQ1	EQ2	07h
2 nd	1	1	1	х	0	0	0	0	0	PTG0	PT1	PT0	02h

-1st parameter: Set output waveform relation.

-NO[1:0]: Set the amount for non-overlap of the gate output

NO[1	.01	Amount of non-overlap of the gate output
NO[1	.0]	Refer the Internal oscillator
00	0	4 clock cycle
01	1	5 clock cycle
10	2	6 clock cycle
11	3	7 clock cycle


-SDT[1:0]: Set delay amount from gate signal falling edge to the source output.

SDT[1.01	Amount of non-overlap of the source output
JUL	1.0]	Refer the Internal oscillator
00	0	4 clock cycle
01	1	4 clock cycle
10	2	4.5 clock cycle
11	3	5.5 clock cycle

-EQ[1:0]: Set the Equalizing period.

Descriptio

EQ[1	·01	EQ period
LQ[.0]	Refer the Internal oscillator
00	0	No EQ
01	1	0.5 clock cycle
10	2	1 clock cycle
11	3	1.5 clock cycle



-2nd parameter: Set the output waveform in non-display area.

-PTG[0]: Determine gate output in a non-display area in the partial mode.

PTG	[0]	Gate output in a non-display area
0	0	Normal scan
1	1	Fix on VGL





	-PT[1:0]: Determine	Source	VCOM	output in a	non-display	area in th	ne partial	mode			
				Sou	rce output or	1	VC	OM outpu	ut on		
		PT[1	[0:	nor	n-display area	l	nor	n-display	area		
	_		1	Positiv	e Nega	ative	Positiv	e N	legative		
	_	00	0	V63	V	0	VCOM	H '	VCOML		
	_	01	1	V0	V6	63	VCOM	Η '	VCOML		
	_	10	2	AGNE			AGNE		AGND		
	L	11	3	Hi-z	Hi	-Z	AGNE)	AGND		
Restriction	If this register not us	sing the	register	need be r	eserved.						
					Status			Availab	oility		
					On, Idle Mod			Yes			
Register Availability					On, Idle Mod			Yes			
Availability				Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode On, Sleep Out							
				eep In				Yes			
							Defa	ault Value			ı
			Status	3	NO[1:0]	STD[1:		Q[1:0]	PTG[1:0]	PT[1:0]	
Default		Powe	r On Se	quence	0d	1d		2d	0d	2d	
		S/W F			0d	1d		2d	0d	2d	-
		H/W I	Reset		0d	1d		2d	0d	2d]
Flow Chart	2		1s NO[1:0], 2r	st parameter: STD[1:0], Ed parameter: G[1:0], PT[1:0]	Q[1:0]	7			Command Parameter Display Action Mode ential transfer	7	





14.2.42 Source Driver Direction Control (B7h)

	Display Inversion Control														
B7h	D/01/		L WEW	D					trol				5. 1	D.0	11574
	D/CX	RDX	WRX	D17-8	D7	D6	D5			D3	D2		D1	D0	HEX
Command 1 st Parameter	1	1	↑ ↑	X	0	0	0	0		0	0		0	1 CRL	B7h 00h
	-CRL: So	ource out	out direction	n select re	gister	I									
		Ī					M	lodule sou	rca	output d	irection	n			
			CRL	GM='1	01'	GM='10		GM='01		GM='(M='001'	GM='0	000'
Description		-		S1 -:	>	S7 ->		S7 ->		S7 -	>		S7 ->	S1 -	>
Description			0	S396 S390				S390		S36			S390	S39	
			1	S1 -:		S396 -	·>	S390 ->S	S7	S366		S	390 ->	S396	
				S39	6	S7				S7			S7	S1	
Restriction	If this req	gister not	using the re	egister nee	ed be re	eserved.									
			Ī			Statu	s			Avai	lability	y			
				Normal N	/lode O	n, Idle M	1ode (Off, Sleep	Out		'es				
Register				Normal N	/lode O	n, Idle M	1ode	On, Sleep	Out	t Y	'es				
Availability				Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode On, Sleep Out							'es				
					n, Idle M	ode (On, Sleep		'es						
			l	Sleep In						Y	'es				
			П					De	faul	t Value					
					Status	•			CI						
Default						quence		0d							
			-		/W Res)d					
			L	<u>H</u>	/W Res	set			0)d					
										<u> </u>		<u>-</u> -	egend		_ 1
					7					i		L	egenu	_	į
		1								1					i
			SDOCT	R(B7h)						į	<u> </u>	co	mmand		l I
										I I		Pa	rameter		i
				7						<u> </u>		Г	Display	=	
Flow Chart				<u>/</u>			7						лѕріау		į
	,					/	/			1	<	A	Action	\rightarrow	-
	/	1 c+	Parameter:	CRI						į				_	
		181	i ai ailieter:	CKL]	Mode)	
									į	_			_		
				/						Sequential transfer				<u> </u>	
										1	\	_	_	$ \leq $	
	L														_'





14.2.43 Gate Driver Direction Control (B8h)

B8h	Display Inversion Control												
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	x	1	0	1	1	1	0	0	0	B8h
1 st Parameter	1	1	1	х	0	0	0	0	0	0	0	СТВ	00h
	-CTB: 0	Gate outp	ut directio	n select r	egister								
							Mod	ule gate o	ıtnııt dire	action			
			СТВ				Modi	GM='01		2011011			
Description			СТВ		iM='101'	GM	1 ='100'	0		GM='(011'	GM='000	0'
			0	G	G2 -> G133 G2 -> G131 G2 -> G				G161	G2 -> (G129	G1 -> G1	62
		1 G133 -> G2 G131 -> G2 G161								G129 -	·> G2	G162 -> 0	G1
Restriction	If this re	egister no	t using the	e register	need be r	eserved.							
						Statu	ıe		Avail	ability			
				Norr	nal Mode			Sleep Out		es es			
Register								Sleep Out		'es			
Availability				Par	ial Mode (On, Idle M	ode Off,	Sleep Out		'es			
						On, Idle M	lode On, S	Sleep Out		'es			
				Slee	p In				Y	'es			
					<u> </u>			Default	Value				
					Status CR								
Default				Po	wer On Se			0d					
					S/W Re			0d					
					H/W Re	set		0d					
ı									L – .	 J.	egend		ן
				_					į	L.	ogona		
											mmand		
			GDO	CTR(D8	h)				•		IIIIIaiiu		1
									¦ /	/ Pa	rameter		i
				\downarrow					! [Display	=	1
Flow Chart							7		'		лѕріау		i
						/	/		! .	$\overline{\hspace{1cm}}$	Action	>	1
	/	/	t Paramet	CTD					i	\sim		$\stackrel{\sim}{-}$	į
		18	t Paramet	er: CIB							Mode		1
	/			/								_	į
									1 (Sequen	tial trans	fer	I
ı												$ \leq $!
									1				_!





14.2.44 Power_Control1 (C0h)

C0H	Power_Control1												
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	х	1	1	0	0	0	0	0	0	C0h
1 st Parameter	1	1	↑	х	0	0	0	VRH4	VRH3	VRH2	VRH1	VRH0	х
2 nd Parameter	1	1	1	х	0	0	0	0	0	VC2	VC1	VC0	02h

Set the	CVDD	and	voltage
Set the	GVUU	anu	voitage

VRH[4	:0]	GVDD
00000	0	5.00
00001	1	4.75
00010	2	4.70
00011	3	4.65
00100	4	4.60
00101	5	4.55
00110	6	4.50
00111	7	4.45
01000	8	4.40
01001	9	4.35
01010	10	4.30
01011	11	4.25
01100	12	4.20
01101	13	4.15
01110	14	4.10
01111	15	4.05
10000	16	4.00
10001	17	3.95
10010	18	3.90
10011	19	3.85
10100	20	3.80
10101	21	3.75
10110	22	3.70
10111	23	3.65
11000	24	3.60
11001	25	3.55
11010	26	3.50
11011	27	3.45
11100	28	3.40
11101	29	3.35
11110	30	3.25
11111	31	3.00

VC[2:0]	VCI1
000	0	2.75
001	1	2.70
010	2	2.65
011	3	2.60
100	4	2.55
101	5	2.50
110	6	2.45
111	7	2.40

Restriction

Description

Register Availability


Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes

Default

Ctatura	Default Value						
Status	VRH[4:0]	VC[2:0]					
Power On Sequence	10d	5d					
SW Reset	10d	5d					
HW Reset	10d	5d					











14.2.45 Power_Control2 (C1h)

C1H	01101	_00110		7111)		Pov	ver_Cont	rol 2					
OIII	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑ ↑	х	1	1	0	0	0	0	0	1	C1h
1 st Parameter	1	1	<u> </u>	x	0	0	0	0	0	BT2	BT1	ВТ0	07h
T drameter	Set the	AVDD, V	CL, VGH a	and VGL s	supply po	wer level.				1	1	1	
			В	T[2:0]	AVI	OD .	VCL		VGH	VGI	L	7	
			010	2	2xV		-1xVCI	1	5xVCI	-5x\		1	
			011	3	2xV		-1xVCI		6xVCI	-5x\			
			100	4	2xV		-1xVCI		5xVCI	-6x\			
Description			101		5 2xVCI -1xVCI1 6xVC						/CI		
	If this ro	gister not	using the	register r	seed he re	asanyad							
Restriction	The dev	-	ue of VGH	•			ement and	Specific	cation				
						Statu	s		Availa	bility			
				Norm	al Mode	On, Idle M		Sleep O					
Register				Norm	al Mode	On, Idle M	lode On,	Sleep O	ut Ye	es			
Availability						On, Idle M							
						On, Idle M	ode On, S						
				Sleep)				Ye	55			
					Statu	s			It Value				
Default				Powe	er On Sec	luence			[2:0] 7d				
				SW F		10.01100			7d				
				HW F					7d				
Flow Chart		1	PW	CTR2(C	lh)					Seq	Comman Paramet Displa Action Mode	nd der /	7





14.2.46 Power_Control 3 (C2h)

C2H				(0211)		Po	wer_Cor	atrol 3					
OZII	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑ ↑	х	1	1	0	0	0	0	1	0	C2h
1 st					0			0	_	4.040	404	A DA 0	
Parameter	1	1	1	Х	0	0	0	0	0	APA2	APA1	APA0	00h
	Adjust tl	he amour			om the fiz	xed currer	nt sources	s in the op	eration	al amplifier	for the sc	ource drive	er.
	APA[2:0] Amount of Current in Operational Amplifier												
	000 0 Least												
Description	001												
	010 2 Medium Low												
	011 3 Medium 100 4 Medium High												
	100		4										
	101		5										
	110		6										
	111		7										
Restriction	If some	paramete	er of the r	egister is ı	not use tl	he registe	r need to	be reserv	ed.				
		paramet	<u> </u>			Stat	us		Av	ailability			
5						On, Idle				Yes			
Register Availability						On, Idle On, Idle I				Yes Yes			
Availability						On, Idle I				Yes			
				Slee		0,		, o.oop oc		Yes			
					Statu	ıe		Defau	It Value	e			
									A[2:0]		1		
Default					r On Sec	quence			0d		1		
				SW F					0d		1		
				HW F	teset				0d				
Flow Chart			1st Pa	PWCTR3							Legend command Parameter Display Action Mode		·





14.2.47 Power Control 4 (C3h)

СЗН	Power_Control 4(in Idle mode / 8 colors) D/CX RDX WRX D17-8 D7 D6 D5 D4 D3 D2 D1 D0 HEX														
	D/CX	RDX	WRX								D1	D0	HEX		
Command	0	1	1	Х	1	1	0	0	0	0	1	1	C3h		
1 st	1	1	1	х	0	0	0	0	0	APB2	APB1	APB0	00h		
Parameter	<u>'</u>	'	I	^	U	U	U	U	U	AI DZ	AIDI	AI DO	0011		
				nt in Oper current fror							mplifier for	r the source	e drive		
		APB[2:0]		Amount	of Curr	ent in	er								
	000)			Lea									
Description	001		1			Sm									
Description	010		2			Mediu									
	011		3			Med									
	100					Mediur									
	101		5			Lar									
	110		7			Rese									
Restriction		111 7 Reserved If some parameter of the register not use the register need to be reserved.													
nestriction	II SOITIE	рагаптец	or the re	gister not t	JSE ITE	registe	rneed	to be re	eserved	J.					
					:	Status	Availabili	ty							
				Normal Mo	de On,	Idle Mo	de Off	, Sleep	Out	Yes					
Register Availability				Normal Mo			Yes Yes								
,,,,,,				Partial Mode On, Idle Mode Off, Sleep Out											
			Partial Mode On, Idle Mode On, Sleep Out							Yes					
				Sleep In			Yes								
				Sta	ıtus				ault Va						
Default				Dawar On C	, o ar r o b o				APB[2:0)]					
Delault				Power On S	equenc	e			0d						
				SW Reset 0d HW Reset 0d											
				ivv ricoci					ou		 ·				
											Lege				
			PWO	CTR4(C3h)						¦	comma	 ,	i		
										! <u>/</u>	Parame	ter			
				▼						(Displa	ıy	į		
										!		=	l I		
Flow Chart	/ /									¦ <	Actio	n	į		
	1st Parameter: APB[2:0]									! _	M. 1.		l I		
										(Mode		į		
	<u> </u>									! /			ļ		
	<u> </u>								(s	equential t	ransfer	į			
										! `			l I		
										'			'		
	1														





14.2.48 Power_Control 5 (C4h)

			1015		Dower	Control	E/in Dort	ial mada	full ma	da)			
C4H	D/CX	RDX	WRX	D17-8	D7	_Control_ D6	D5	ial mode/ D4	D3	D2	D1	D0	HEX
Command	0	1		Х	1	1	0	0	0	1	0	0	C4h
1 st	U	'		^	'	'	0	U	- 0				0411
Parameter	1	1	1	х	0	0	0	0	0	APC2	APC1	APC1	01h
				current fr	om the fi	xed curre	nt source		rational	ors amplifier f	or the sou	urce driver	
		APC[2:0]		Amour	nt of Curi	rent in O	perationa	I Amplifie	er				
	000		0			Least	t						
	001		1			Smal							
Description	010		2			Medium	Low						
	011	1 3 Medium											
	100		4										
	101		5										
	110		6			Large Reserv							
			7										
	111		ı			Reserv							
Doctrict!	If some parameter of the register not use the register need to be reserved.												
Restriction	If some	paramete	er of the r	egister no	t use tne	register r	ieed to be	reserved	•				
						Stat	us		Av	ailability			
				Nor	mal Mode	On, Idle	Mode Off	, Sleep O		Yes			
Register				Nori	mal Mode	On, Idle	Mode On	, Sleep O	ut	Yes			
Availability				Par	tial Mode	On, Idle	Mode Off,	Sleep Ou	ut	Yes			
				Par	tial Mode	On, Idle	Mode On,	Sleep Ou	ıt	Yes			
				Slee	ep In					Yes			
								Defau	It Value	•	1		
					Statu	IS			C[2:0]		1		
Default				Powe	er On Sec	quence			1d				
				SW F	Reset				1d				
				HW F	Reset				1d				
Flow Chart	PWCTR5(C4h) 1st Parameter: APC[2:0]										Command Parameter Display Action Mode		
									1-				- '





14.2.49 VCOM_Control 1 (C5h)

D/CX		COM_Con	trol1										
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D,	4 D)3 D2		D1	D0
	0	1	1	х	1	1	0	0	() 1		0	1
arameter	1	1	1	Х	Χ	VMH	S VMH5	VM	H4 VIV	IH3 VMF	12	VMH1	VMH
_	1	1	1	х	0	VML6	VML5	VM	L4 VM	1L3 VML	2	VML1	VML
arameter	+												
	Set VC0	DMH Vol	tage										
	VMH	[6:0]	VCOMH	VMH[6:0)]	VCOMH	VMH[6:0]		VCOMH	VMH[6:	0]	VCOM	Н
							0110110	54	3.850	1010001	81	4.525	
					_		0110111 0111000	55 56	3.875 3.900	1010010 1010011	82 83	4.550 4.575	
							0111001	57	3.925	1010110	84	4.600	
							0111010	58	3.950	1010101	85	4.625	
							0111011	59	3.975	1010110	86	4.650	_
					_		0111100 0111101	60 61	4.000 4.025	1010111	87 88	4.675 4.700	
							0111110	62	4.050	1011001	89	4.725	
					_		0111111	63	4.075	1011010	90	4.750	
							1000000 1000001	64 65	4.100 4.125	1011011 1011100	91 92	4.775 4.800	
							1000001	66	4.150	1011101	93	4.825	
							1000011	67	4.175	1011110	94	4.850	
							1000100 1000101	68 69	4.200 4.225	1011111	95 96	4.875 4.900	
							1000101	70	4.250	1100001	97	4.925	
	001000	17	2.925	0101100	44	3.600	1000111	71	4.275	1100010	98	4.950)
							1001000	72	4.300	1100011	99	4.975	
							1001001 1001010	73 74	4.325 4.350	1100100 1100101	100 101	5.000)
					_		1001011	75	4.375	1100101	101	Not Perm	itted
			3.050	0110001	49	3.725	1001100	76	4.400	01111111	127		
	001011		3.075	0110010	50 51	3.750	1001101	77 78	4.425				
	001100		3.100 3.125	0110011 0110100	52	3.775 3.800	1001110 1001111	79	4.450 4.475				
	001101		3.150	0110101	53	3.825	1010000	80	4.500				
scription		OML Vo	ŭ	L VANLEO	01	VOOM	I VAN ICO	01	VOOM		0.01	1 1/0	OM
	000000		-2.500	VML[6: 0011011	0] 27	-1.825	VML[6: 0110110	54	-1.150	101000			OML 475
	000000		-2.475	0011100	28	-1.800	0110111	55	-1.125	101001			450
	000001		-2.450	0011101	29	-1.775	0111000	56	-1.100	101001			425
	000001		-2.425 -2.400	0011110 0011111	30	-1.750 -1.725	0111001 0111010	57 58	-1.075 -1.050	101010	_		400 375
	000010		-2.375	0100000	32	-1.700	0111011	59	-1.025	101011		_	350
	000011		-2.350	0100001	33	-1.675	0111100	60	-1.000	101011	_		325
	000011		-2.325 -2.300	0100010 0100011	34 35	-1.650 -1.625	0111101	61 62	-0.975 -0.950	101100		_	300 275
	000100		-2.275	0100011	36	-1.600	0111111	63	-0.925	101101	_		250
	000101		-2.250	0100101	37	-1.575	1000000	64	-0.900	101101	1 9		225
		4 44	-2.225	0100110	38	-1.550	1000001	65	-0.875	101110	_		200
	000101				_		-	00					
	000110	00 12	-2.200	0100111	39	-1.525	1000010	66 67	-0.850 -0.825	101110	_	_	175 150
		00 12 01 13			_		-	66 67 68	-0.850 -0.825 -0.800	101110) 9	94 -0.	150 125
	000110 000110 000111 000111	00 12 01 13 10 14 11 15	-2.200 -2.175 -2.150 -2.125	0100111 0101000 0101001 0101010	39 40 41 42	-1.525 -1.500 -1.475 -1.450	1000010 1000011 1000100 1000101	67 68 69	-0.825 -0.800 -0.775	101111 101111 110000	0 9 1 9 0 9	94 -0. 95 -0. 96 -0.	150 125 100
	000110 000110 000111 000111	00 12 01 13 10 14 11 15 00 16	-2.200 -2.175 -2.150 -2.125 -2.100	0100111 0101000 0101001 0101010 0101011	39 40 41 42 43	-1.525 -1.500 -1.475 -1.450 -1.425	1000010 1000011 1000100 1000101 1000110	67 68 69 70	-0.825 -0.800 -0.775 -0.750	101111 101111 110000 110000	0 9 1 9 0 9	94 -0. 95 -0. 96 -0. 97 -0.	150 125 100 075
	000110 000111 000111 000100 001000	00 12 01 13 10 14 11 15 00 16 01 17	-2.200 -2.175 -2.150 -2.125 -2.100 -2.075	0100111 0101000 0101001 0101010 0101011 0101100	39 40 41 42	-1.525 -1.500 -1.475 -1.450 -1.425 -1.400	1000010 1000011 1000100 1000101 1000110 1000111	67 68 69 70 71	-0.825 -0.800 -0.775 -0.750 -0.725	101111 101111 110000 110000	0 9 1 9 0 9 1 9	94 -0. 95 -0. 96 -0. 97 -0. 98 -0.	150 125 100 075 050
	000110 000111 000111 000111 001000 001001	00 12 01 13 10 14 11 15 00 16 01 17 10 18 11 19	-2.200 -2.175 -2.150 -2.125 -2.100 -2.075 -2.050 -2.025	0100111 0101000 0101001 0101010 0101011 0101100 0101101	39 40 41 42 43 44 45 46	-1.525 -1.500 -1.475 -1.450 -1.425 -1.400 -1.375 -1.350	1000010 1000011 1000100 1000101 1000110 1000111 100100	67 68 69 70 71 72 73	-0.825 -0.800 -0.775 -0.750 -0.725 -0.700 -0.675	101111 101111 110000 110000 110001 110001 110010	0 9 1 9 0 9 1 9 0 9	94 -0. 95 -0. 96 -0. 97 -0. 98 -0.	150 125 100 075
	000110 000111 000111 000111 001000 001000 001001	00 12 01 13 10 14 11 15 00 16 01 17 10 18 11 19 00 20	-2.200 -2.175 -2.150 -2.125 -2.100 -2.075 -2.050 -2.025 -2.000	0100111 0101000 0101001 0101010 0101011 0101100 0101101	39 40 41 42 43 44 45 46 47	-1.525 -1.500 -1.475 -1.450 -1.425 -1.400 -1.375 -1.350 -1.325	1000010 1000011 1000100 1000101 1000110 1000111 100100	67 68 69 70 71 72 73 74	-0.825 -0.800 -0.775 -0.750 -0.725 -0.700 -0.675 -0.650	101111 101111 110000 110000 110001 110001	0 9 1 9 0 9 1 9 0 9	94 -0. 95 -0. 96 -0. 97 -0. 98 -0. 99 -0. 00 0.0	150 125 100 075 050 025
	000110 000111 000111 000101 001000 001000 001001	00 12 01 13 10 14 11 15 00 16 01 17 10 18 11 19 00 20 01 21	-2.200 -2.175 -2.150 -2.125 -2.100 -2.075 -2.050 -2.025 -2.000 -1.975	0100111 0101000 0101001 0101010 0101011 0101100 0101101	39 40 41 42 43 44 45 46 47 48	-1.525 -1.500 -1.475 -1.450 -1.425 -1.400 -1.375 -1.350 -1.325 -1.300	1000010 1000011 1000100 1000101 1000110 1000111 100100	67 68 69 70 71 72 73 74 75	-0.825 -0.800 -0.775 -0.750 -0.725 -0.700 -0.675 -0.650 -0.625	101111 101111 110000 110000 110001 110001 110010	D	94 -0. 95 -0. 96 -0. 97 -0. 98 -0. 99 -0. 00 0.0	150 125 100 075 050 025
	000110 000111 000111 000111 001000 001000 001001	00 12 01 13 10 14 11 15 00 16 01 17 10 18 11 19 00 20 01 21	-2.200 -2.175 -2.150 -2.125 -2.100 -2.075 -2.050 -2.025 -2.000 -1.975 -1.950	0100111 0101000 0101001 0101010 0101011 0101110 0101101	39 40 41 42 43 44 45 46 47 48 49	-1.525 -1.500 -1.475 -1.450 -1.425 -1.400 -1.375 -1.350 -1.325 -1.300 -1.275	1000010 1000011 1000100 1000101 1000110 1000111 100100	67 68 69 70 71 72 73 74 75 76	-0.825 -0.800 -0.775 -0.750 -0.725 -0.700 -0.675 -0.650 -0.625 -0.600	101111 101111 110000 110000 110001 110001 110010	D	94 -0. 95 -0. 96 -0. 97 -0. 98 -0. 99 -0. 00 0.0	150 125 100 075 050 025
	000110 000111 000111 000101 001000 001000 001001	00 12 01 13 10 14 11 15 00 16 01 17 10 18 11 19 00 20 01 21 10 22 11 23	-2.200 -2.175 -2.150 -2.125 -2.100 -2.075 -2.050 -2.025 -2.000 -1.975	0100111 0101000 0101001 0101010 0101011 0101100 0101101	39 40 41 42 43 44 45 46 47 48	-1.525 -1.500 -1.475 -1.450 -1.425 -1.400 -1.375 -1.350 -1.325 -1.300	1000010 1000011 1000100 1000101 1000110 1000111 100100	67 68 69 70 71 72 73 74 75	-0.825 -0.800 -0.775 -0.750 -0.725 -0.700 -0.675 -0.650 -0.625	101111 101111 110000 110000 110001 110001 110010	D	94 -0. 95 -0. 96 -0. 97 -0. 98 -0. 99 -0. 00 0.0	150 125 100 075 050 025
	000110 000111 000111 000111 001000 001000 001001	00 12 01 13 10 14 11 15 10 16 11 17 10 18 11 19 10 22 11 23 00 24 11 25 10 11 25 11	-2.200 -2.175 -2.150 -2.125 -2.100 -2.075 -2.050 -2.025 -2.000 -1.975 -1.950 -1.925 -1.900 -1.875	0100111 0101000 0101001 0101010 0101011 0101101	39 40 41 42 43 44 45 46 47 48 49 50 51	-1.525 -1.500 -1.475 -1.450 -1.425 -1.400 -1.375 -1.325 -1.320 -1.275 -1.250 -1.225 -1.200	1000010 1000011 1000100 1000101 1000101 1000111 100100	67 68 69 70 71 72 73 74 75 76 77 78	-0.825 -0.800 -0.775 -0.750 -0.725 -0.675 -0.650 -0.625 -0.600 -0.575 -0.550 -0.525	101111 101111 110000 110000 110001 110001 110010	D	94 -0. 95 -0. 96 -0. 97 -0. 98 -0. 99 -0. 00 0.0	150 125 100 075 050 025
	000110 000111 000111 000111 001000 001000 001000 001001	00 12 01 13 10 14 11 15 10 16 11 17 10 18 11 19 10 22 11 23 00 24 11 25 10 11 25 11	-2.200 -2.175 -2.150 -2.125 -2.100 -2.075 -2.050 -2.025 -2.000 -1.975 -1.950 -1.925 -1.900	0100111 0101000 0101001 0101010 0101011 0101101	39 40 41 42 43 44 45 46 47 48 49 50 51	-1.525 -1.500 -1.475 -1.450 -1.425 -1.400 -1.375 -1.350 -1.325 -1.300 -1.275 -1.250 -1.225	1000010 1000011 1000100 1000101 1000110 1000111 100100	67 68 69 70 71 72 73 74 75 76 77	-0.825 -0.800 -0.775 -0.750 -0.725 -0.700 -0.675 -0.650 -0.625 -0.600 -0.575 -0.550	101111 101111 110000 110000 110001 110001 110010	D	94 -0. 95 -0. 96 -0. 97 -0. 98 -0. 99 -0. 00 0.0	150 125 100 075 050 025

-The deviation value of VCOMAC between with Measurement and Specification: Max <= 50mV





					•	
		Status	s	Availability		
	Normal Mode O	n, Idle M	lode Off, Sleep Out	Yes		
Register	Normal Mode O	n, Idle M	lode On, Sleep Out	Yes		
Availability	Partial Mode Or	n, Idle M	ode Off, Sleep Out	Yes		
	Partial Mode Or	n, Idle M	ode On, Sleep Out	Yes		
	Sleep In			Yes		
	Status		Default Va	alue		ļ
	Status	nVM	VMH[6:0]	VML[6:0])]	
Default	Power On Sequence	0d	67d	77d		
	SW Reset	0d	67d	77d		
	HW Reset	0d	67d	77d		
Flow Chart	vMCTR(C5h) rameter: VMH[6:0] arameter: VML[6:0]			Se	Command Parameter Display Action Mode equential transfer	





14.2.50 VCOM_Control 2 (C6h)

C6H						٧	COM_Co	ntrol2						
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	↑	х	1	1	0	0	0	1	1	0	C6h	
1 st Parameter	1	1	1	х	0	0	VMA5	VMA4	VMA3	VMA2	VMA1	VMA0	13h/06h	
Description		-Set VCOMAC Voltage In this case, these registers don't be used.												
Restriction	-													
Register Availability	-													
Default	-													






14.2.51 VCOM Offset Control (C7h)

14.2.31	7 3 3 1	5113											
C7H							OM Offset			T	T		
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	Х	1	1	0	0	0	1	1	1	C7h
1 st Parameter	1	1	1	0	nVM*	VMF6	VMF5	VMF4	VMF3	VMF2	VMF1	VMF0	40h
	-Set V	COMH V	'oltage										
				VMF	[6:0]	VCOMI	1 Output	vco	ML Outp	ut Level			
					0	"V	MH"		"VML"	,			
					1	"VMI	H"-63d		"VML"-6	3d			
					2	"VMI	H"-62d		"VML"-6	2d			
					:		:		:				
				- 6	62	"VM	H"-2d		"VML"-2	2d			
					33		H"-1d		"VML"-				
					64		MH"		"VML"				
					35		H"+1d		"VML"+				
				- 6	66	"VM	H"+2d		"VML"+	2d			
					:	(A /A 41	:						
D					26		H"+62d		"VML"+6				
Description				1.	27	VIVIE	H"+63d		"VML"+6	30			
	-Select	the VM	F[6:0]val	nVM 0 1	nVM VMF[6:0] value 0 VCOM offset value from NV memory								
Restriction		_		_		reserved VMF[5::0]		, nVM para	meter sho	ould be se	t '1'		
						Sta	tus		Avail	ability			
				N	ormal Mod			, Sleep Ou		es			
Register								, Sleep Ou , Sleep Ou		es			
Availability								, Sleep Out		es			
				Р	artial Mod	le On, Idle	Mode On	, Sleep Out	: Y	es			
				SI	eep In				Y	es			
					Stati	us	D	efault Valu	ie VMF[6	:0]			
Defeat				Pov	wer On Se			40					
Default	1						1						
Boldan				SW	Reset			40	<u> </u>				
Dordan					/ Reset / Reset			40 40					










14.2.52 Write ID4 Value (D3h)

D3H						Read	the ID4	value					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	Х	1	1	0	1	0	0	1	1	D3h
1 st Parameter	1	↑	1	х	х	х	х	х	х	х	х	х	х
2 nd Parameter	1	↑	1	х	ID417	ID416	ID415	ID414	ID413	ID412	ID411	ID410	91h
3 rd Parameter	1	↑	1	Х	ID427	ID426	ID425	ID424	ID423	ID422	ID421	ID420	63h
4 th Parameter	1	1	1	Х	х	х	х	х	ID433	ID432	ID431	ID430	00h
5 th Parameter	1	1	1	х	х	х	х	х	х	х	х	х	Х
Description	-The 1 st -The 2 nd -The val -Current -The 3 rd -The 4 th -When t	paramete ue be def lly, "01h", paramete paramete he Driver r Maker d	er is dummer ID41[7:0] ined later "02h", "03 er ID42[7:0] er ID43[7:0] maker mo on't need	bh", "05h" bh", "05h" b] is Driver bodifies any 2 parame	can't be u r IC Part r r IC version r function eter if can'	ised. number ID on ID it should I t reduce to	. (The code modify one party)	de be defir the paran	neters at t				
Restriction	-							, , , , , , , , , , , , , , , , , , , ,					
Register Availability				Norm Parti	nal Mode (al Mode (al Mode (On, Idle M On, Idle M	lode Off, lode On, ode Off, S	Sleep Out Sleep Out Sleep Out Sleep Out		s s s			
Default				Status n Sequen	ice	ID41[7:01h 01h	0]	Default \ ID42[7 21h	':0]	ID43 TE	BD		
			HW Rese	et		01h		21h		TE	BD		









14.2.53 NV Memory Function Controller(1) (D5h)

D5H					NV	Memory	Function	Controll	er1				
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	х	1	1	0	1	1	0	1	0	D5h
1 st Parameter	1	1	↑	х	ID33	ID32	ID31	ID30	ID23	ID22	ID21	ID20	00h
2 nd Parameter	1	1	1	х	OTP_ BS	0	0	0	OTP_ VMF3	OTP_ VMF2	OTP_ VMF1	OTP_ VMF0	00h

- -ID2,ID3,and VMF can be written four times.
- -Read status(written times) of the NV memory.
- -Written times for ID2

ID2				1 st Par	ameter			
	ID33	ID32	ID31	ID30	ID23	ID22	ID21	ID20
1 st	0	0	0	0	0	0	0	1
2 nd	0	0	0	0	0	0	1	1
3 rd	0	0	0	0	0	1	1	1
4 th	0	0	0	0	1	1	1	1

Description

-Written times for ID3

ID3				1 st Par	ameter			
Times								
	ID33	ID32	ID31	ID30	ID23	ID22	ID21	ID20
1 st	0	0	0	1	0	0	0	0
2 nd	0	0	1	1	0	0	0	0
3 rd	0	1	1	1	0	0	0	0
4 th	1	1	1	1	0	0	0	0

-Written times for OTP_VMF





		VMF		2 nd Par	ameter		
:	Times						
				VMF2	VMF1	VMF	0
	1 st		0	0	0	1	
	2 nd		0	0	1	1	
	3 rd		0	1	1	1	
	4 th		1	1	1	1	
Paramotor 1							
	ID3 Mark h	t	defai	ult bv OTP			
-Parameter 2				,			
bit[7] :	OTP Busy	status	1'b0				
bit[6:4]:	None		3'd0				
bit[3:0]:	VMF Mark	oit	defa	ult by OTP			
			ogram(Data	a write) for 1	nore detail		
							ailabilit
			Mode On, I	dle Mode C		Out	Yes
							Yes Yes
							Yes
							Yes
		•					
	Pov						
			9301100				
	HW	Reset			١	I/A	
	bit[7] : bit[6:4] : bit[3:0] : MTP write EPWF	Parameter 1 bit[7:4]: ID3 Mark bit bit[3:0]: ID2 Mark bit bit[3:0]: OTP Busy strain bit[6:4]: None bit[3:0]: VMF Mark bit bit[3:0]: VMF Mark bit bit bit bit bit bit bit bit bit bit	Parameter 1 bit[7:4]: ID3 Mark bit bit[3:0]: ID2 Mark bit Parameter 2 bit[7]: OTP Busy status bit[6:4]: None bit[3:0]: VMF Mark bit MTP write EPWRITE command Please see MTP Access sequence for pro Normal	Parameter 1 bit[7:4]: ID3 Mark bit defail bit[3:0]: ID2 Mark bit defail bit[3:0]: OTP Busy status 1'b0 bit[6:4]: None 3'd0 bit[3:0]: VMF Mark bit defail defail bit[3:0]: VMF Mark bit[3:0]: VMF Mark bit[3:0]: VMF M	3rd 0 1 4th 1 1 Parameter 1 bit[7:4]: ID3 Mark bit default by OTP bit[3:0]: ID2 Mark bit default by OTP Parameter 2 bit[7]: OTP Busy status 1'b0 bit[6:4]: None 3'd0 bit[3:0]: VMF Mark bit default by OTP MTP write EPWRITE command Please see MTP Access sequence for program(Data write) for received by the sequence of the sequ	Parameter 1 bit[7:4]: ID3 Mark bit default by OTP bit[3:0]: ID2 Mark bit default by OTP Parameter 2 bit[7]: OTP Busy status 1'b0 bit[6:4]: None 3'd0 bit[3:0]: VMF Mark bit default by OTP MTP write EPWRITE command Please see MTP Access sequence for program(Data write) for more detail Status	3rd





14.2.54 NV Memory Function Controller(2) (D6h)

D6H		NV Memory Function Controller1												
DVII	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	↑	Х	1	1	0	1	1	0	1	0	D6h	
1 st Parameter	1	1	†	x	OTP_ D[7]	OTP_ D[6]	OTP_ D[5]	OTP_ D[4]	OTP_ D[3]	OTP_ D[2]	OTP_ D[1]	OTP_ D[0]	00h	
2 nd Parameter	1	1	↑	х	0	0	0	0	0	0	OTP_ TP[1]	OTP_ TP[0]	00h	
raiailletei	-Parame	tor 1									<u> </u>	TF[U]		
		it[7:0] :	OTP W	rite Data		OTP_D[7	·01							
	b	nų r.oj .	ID2[7:0			011_0[7	.0]							
			ID3[7:0	-										
			{1'b0, \	/MF[6:0]}										
Description			Ctrl[4:0] -> {3'd0,	BG_AD[1	:0], OSC_	CT[2:0]}							
	-Parame	eter 2	OTP ty	pe selecti	ion:									
	bit[1:0]: OTP Address OTP[1:0]													
			00: ID2	, 01:1	ID3,	10:VMF,	11:Cti	1						
			ITE comm Access se		r program	(Data writ	e) for mor	e detail						
						Statu	s		Availa	bility				
				Norr	nal Mode			Sleep Out						
Register				Norr	nal Mode	On, Idle M	lode On, S	Sleep Out	Ye	S				
Availability					tial Mode (Ye					
					ial Mode (On, Idle M	ode On, S	Sleep Out	Ye					
				Slee	p In				Ye	S				
				S	tatus			Default \	/alue					
Default				Power Or	n Sequenc	e		N/A						
Delault			L	SW Rese				N/A						
				HW Rese	et			N/A						
Flam Object														
Flow Chart														





14.2.55 NV Memory Function Controller(3) (D7h)

D7H					NV	Memory	Function	Controll	er1				
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	Х	1	1	0	1	1	0	1	0	D7h
1 st Parameter	1	1	↑	х	0	1	0	1	0	1	0	1	55h
2 nd Parameter	1	1	1	х	1	0	1	0	1	0	1	0	AAh
3 rd Parameter	1	1	1	х	0	1	1	0	0	1	1	0	66h
Description			ITE comm		r program	(Data write	e) for mor	e detail					
	i lease s	SEE WITT 7	100033 30	querice io	program			e detail	A !! - !	- :::			
				Norn	nal Mada	Statu:		Sleep Out	Availal Ye				
Register								Sleep Out					
Availability					tial Mode (Ye				
7 tt diidoiity					tial Mode (Ye				
				Slee					Ye				
				•	tatus			Default \	/alua		_		
					n Sequenc	```		N/A			-		
Default				SW Rese		,,,		N/A					
				HW Rese				N/A					
			_			•					-		
Flow Chart													
i iow Griaft													





14.2.34 Read ID1 (DAh)

DAH						RDII	D1 (Read	I ID1)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	Х	1	1	0	1	1	0	1	0	DAh
1 st Parameter	1	↑	1	х	х	Х	Х	х	Х	х	х	Х	х
2 nd Parameter	1	↑	1	х	ID17	ID16	ID15	ID14	ID13	ID12	ID11	ID10	54h
		-	return 8			's ID.							
Description		•	eter is du	•									
		-	eter (ID1	7to ID10)): LCD	module	manufa	cturer ID					
	X = D0	n't care											
Restriction													
						Status	S		Availa	bility			
								Sleep Out	Ye				
Register Availability								Sleep Out Sleep Out	Ye				
Availability								Sleep Out	Ye				
				Sleep		on, idio ivi	000 011,	olcop out	Ye				
					Pow	Status er On Sec	ulence	Default V 54h	alue				
Default					1 000	SW Rese		54h					
						HW Rese		54h					
	Note : II	01 can be	modified	by metal	option								
		S	erial I/F N	l ode		Parall	el I/F Mo	de	ŗ	L	egend	1	
										C	ommand	7 ¦	
		F	RDID1(DAh)			RI	DID1(DAh)	Ho	ost I	P	arameter	-	
Flavo Obart		••••••	*******	••••••		•••••••••	**********	Dr	iver		Display		
Flow Chart	/	Sene	d 2nd parame ID1[7:0]	eter /	7 /	Du	ımmy Read		7		Action	>	
	_			/			—	/			Mode		
							2nd parame ID1[7:0]	ter	7	Seque	ential transfer	$\supset $	
								/	1.			≤ ¦	





14.2.35 Read ID2 (DBh)

	i icaa i	D2 (D	J11)										
DBH				1			D2 (Read			ı			
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	Х	1	1	0	1	1	0	1	1	DBh
1 st Parameter	1	1	1	х	Х	х	х	х	х	х	х	х	х
2 nd Parameter	1	↑	1	Х	1	ID26	ID25	ID24	ID23	ID22	ID21	ID20	80h
Description	The 1st p The 2nd Parame Note:	parameter parameter ter Range See comr D7 to D0 80h	r is dumm er (ID26 to e: ID=80h	y data ID20): LC to FFh DID(04h): Version	CD modu 3rd para		ersion ID hanges TBD		ı.				
	81h TBD TBD 82h TBD TBD 83h TBD TBD - TBD TBD												
Restriction													
Register Availability				Norm Parti	al Mode al Mode al Mode	Status e On, Idle M e On, Idle M On, Idle M	lode Off, lode On, ode Off, S	Sleep Out Sleep Out	Ye	es es es			
Default						Status r On Seque SW Reset HW Reset	;	Default V See Descr See Descr See Descr	iption iption				
Flow Chart			RDID2(DB	h) meter	7	Par	RDID2(DE	Bh)	Host Driver		Leger commar Paramet Displa	eer y	- 1

Send 2nd parameter ID2[7:0]

Mode

Sequential transfer





14.2.36 Read ID3 (DCh)

14.2.30	licau i	D3 (D	011)					IDA)					
DCH	D/OY	DDV	MDV	D47.0	D7		D3 (Read		Do				LIEV
Command	D/CX	RDX 1	WRX	D17-8	D7 1	D6 1	D5 0	D4	D3 1	D2 1	D1 0	D0 0	HEX DCh
Command 1 st Parameter	1	<u> </u>	1	X	X	X	x	1 x	X	x	x	х	Х
2 nd Parameter	1	1	1	х	ID37	ID36	ID35	ID34	ID33	ID32	ID31	ID30	66h
		-	turn 8-bit er is dumn	LCD mod	lule/driver	ID							
Description		•		o ID30): L	CD modu	le/driver l	D						
1		_	e: ID=00h	to FFh ID(04h) [,] 4	th narame	ator							
Restriction	11010 1 0			.2(0 111) 4	parame								
						Status	S		Availa	bility			
								Sleep Out					
Register								Sleep Out					
Availability								Sleep Out	Ye				
				Sleep		Jn, idle ivi	ode On, 8	Sleep Out	Ye Ye				
				Olock	7 111				1	.3			
						Status		Default V	'alue				
Default					Pow	er On Sec	quence	66h					
Delault						SW Rese	et	66h					
						HW Rese	et	66h					
		S	Serial I/F I	Mode		Para	llel I/F M	ode		<u> </u>	Legend	₁	
			RDID3(DCh			F	RDID3(DBh		Host Driver		command Parameter Display		
Flow Chart		Sen	d 2nd param ID3[7:0]	neter	7 _	Γ	Dummy Read				Action		
					_	Send	d 2nd param ID3[7:0]	neter/	7	Seq	uential trans	fer	






14.2.56 Positive Gamma Correction Setting (E0h)

E1H	Postive Gamma Correction Setting												
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	1	1	1	1	0	0	0	0	1	E1h	
1 st Parameter	1	1	1	х	х	VP0[5:0]						х	
2 nd Parameter	1	1	↑	х	х	VP1[5:0]							
3 rd Parameter	1	1	1	х	х		VP2[5:0]						
4 th Parameter	1	1	1	х	х	VP4[5:0]							
5 th Parameter	1	1	1	х	х	VP6[5:0]						х	
6 th Parameter	1	1	1	х	х	x VP13[4:0]						х	
7 th Parameter	1	1	1	х		VP20[6:0]							
8 th Parameter	1	1	1		VP36	/P36[3:0] VP27[3:0]						х	
9 th Parameter	1	1	1	х		VP43[6:0]							
10 th Parameter	1	1	1	х	х	x VP50[4:0]					х		
11 th Parameter	1	1	1	х	х	VP57[5:0]						х	
12 th Parameter	1	1	1	х	х	VP59[5:0]						х	
13 th Parameter	1	1	1	х	х	VP61[5:0]						х	
14 th Parameter	1	1	1	x	х	VP62[5:0]						х	
15 th Parameter	1	1	1	х	х	VP63[5:0]						x	
Description	_		-	djust the ga tion for only					=1				
Restriction	-												
						Status		Av	ailability				
				Norma	l Mode On,	Idle Mode	Off, Sleep		Yes				
Register	Normal Mode On, Idle Mode On, Sleep Out Yes												
Availability	Partial Mode On, Idle Mode Off, Sleep Out Yes												
	Partial Mode On, Idle Mode On, Sleep Out Yes												
				Sleep	ln				Yes				
				Stat	tus	Default Value							
Dofoult			-	Power Or C	Coditorse	1 st ~ 9 th Parameter							
Default				Power On S	equence								
				SW Reset HW Reset	All "C			.II "00" .II "00"					
			L	TIVV NESEL		1	A	iii UU					












14.2.57 Negative Gamma Correction Setting (E1h)

E1H	Negative Gamma Correction Setting Negative Gamma Correction Setting											
LIII	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑ ↑	1	1	1	0	0	0	0	1	E1h
1 st Parameter	1	1	†	x	x	VN63[5:0]						x
2 nd Parameter	1	1	1	х	х	VN62[5:0]						
3 rd Parameter	1	1	1	х	х	VN61[5:0]						
4 th Parameter	1	1	1	х	х	VN59[5:0]						
5 th Parameter	1	1	1	Х	х	VN57[5:0]						х
6 th Parameter	1	1	1	х	х	X VN50[4:0]						x
7 th Parameter	1	1	1	х		VN43[6:0]						x
8 th Parameter	1	1	1		VN	27[3:0] VN36[3:0]						x
9 th Parameter	1	1	1	х		VN20[6:0]						х
10 th Parameter	1	1	1	Х	Х	x VN13[4:0]						х
11 th Parameter	1	1	1	Х	Х	VN6[5:0]						X
12 th Parameter	1	1	1	Х	Х	VN4[5:0]						х
13 th Parameter 14 th	1	1	1	х	Х	VN2[5:0]						х
14" Parameter 15 th	1	1	1	Х	Х	VN1[5:0]						х
Parameter	1	1	↑	X	X	VN0[5:0] acteristics of the TFT panel.						
Description Restriction	It apply to	-	_	tion for only			-		:1			
Restriction	-											
				N1.	I Mada C	Status	0" 0!		ailability			
Dogiotar				Normal Mode On, Idle Mode Off, Sleep Out					Yes Yes			
Register Availability					Normal Mode On, Idle Mode On, Sleep Out Partial Mode On, Idle Mode Off, Sleep Out							
Availability						·						
	Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes											
				Sta	hue	Default Value						
			-			1 st ~ 9 th Parameter						
Default			-	Power On S	Sequence	All "00"						
			-	SW Reset		All "00"						
	HW Reset All "00"											











14.2.58 GAM_R_SEL (F2h)

F2h	Gamma Setting (Green)											
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	1	1	1	1	0	0	1	0	F2h
1 st Parameter	1	1	1	x	x	x	х	х	x	х	GAM_R_ SEL	x
Description	GAM_R_SEL: Gamma adjustment E0h and E1h enable control 0: Disable (Default) 1: Enable											
Restriction	-											
						Status			vailability			
						n, Idle Mode			Yes			
Register						n, Idle Mode			Yes			
Availability						ı, Idle Mode			Yes Yes			
				Sleep		ı, Idle Mode	On, Sieep	Out	Yes			
				Sta	atus		Defa	ault Valu	e			
Default				Power On				0h				
				SW Reset				0h				
				HW Reset				0h				






15. Example Connection with Panel direction and Different Resolution

15.1 Application of connect with panel direction (when GM='011')

Case 1: (This is default case)

- 1st Pixel is at Left Top of the panle
- RGB filter order = RGB









Case 2:

- 1st Pixel is at Left Top of the panel
- RGB filter order = BGR




- Direction default setting(H/W) SMX = 0 SMY = 0 SRGB = 1
- S1 = Filter B S2 = Filter G S3 = Filter R
- Display direction control (S/W)
- X- Mirror control by MX
- Y- Mirror control by MY
- -XY- Exchange control by MV




Case3:

- 1st Pixel is at Right Bottom of the panel
- RGB filter order = "RGB"



- Direction default setting(H/W)
- SMX = 0SMY = 0
- SRGB = 0
- S1 = Filter R
- S2 = Filter G
- S3 = Filter B
- Display direction control (S/W)
- X- Mirror control by MX
- Y- Mirror control by MY
- -XY- Exchange control by MV









Case 4:

- 1st Pixel is at Right-Bottom of the panel
- RGB filter order = "BGR"



- Direction default setting(H/W) SMX = 0SMY = 0SRGB = 1 S1 = Filter B S2 = Filter G
- S3 = Filter R
- Display direction control (S/W) X- Mirror control by MX Y- Mirror control by MY -XY- Exchange control by MV









15.2 Application of connection with Different resolution


Case 1 of Resolution (132RGB x 132)(GM[2:0]="101") RAM size=132 x 132 x 18-bits(Used) Display size = $132RGB \times 132$



2) Example for SMX=SMY='1'




Case 2 of Resolution (130RGB x 130)(GM[2:0]="100") RAM size=130 x 130 x 18-bits(Used) Display size = 130RGB x 130






2) Example for SMX=SMY='1'



Case 3 of Resolution (128RGB x 160)(GM[2:0]="011") RAM size=128 x 160 x 18-bits(Used) Display size = 128RGB x 160






- Display direction control (S/W)
- X- Mirror control by MX
- Y- Mirror control by MY
- XY- Exchange control by MV

- Direction default setting (H/W)
- SMX = 0
- SMY = 0
- SRGB = 0


2) Example for SMX=SMY='1'




Case4 of Resolution (120RGB x 160)(GM[2:0]="010") RAM size=120 x 160 x 18-bits(Used)

Display size = 120RGB x 160






2) Example for SMX=SMY='1'




Case 5 of Resolution (128RGBx128)(GM[2:0]="001") RAM size=128 x 128 x 18-bits(Used)








2) Example for SMX=SMY='1'



Case 6 of Resolution (132RGB x 162)(GM[2:0]="000") RAM size = $132 \times 162 \times 18$ -bits(Used) Display size = 132RGB x 162








- Display direction control (S/W)
- X- Mirror control by MX
- Y- Mirror control by MY
- XY- Exchange control by MV

- Direction default setting (H/W)
- SMX = 0
- SMY = 0
- SRGB = 0

2) Example for SMX=SMY='1'




Page 189 of 198





16. OTP Programming Flow



Note. Please remove external power 6.5V after programming.





17. Electrical Characteristics

17.1 Absolute Maximum Ratings

The absolute maximum rating is listed on following table. When ILI9163C is used out of the absolute maximum ratings, the ILI9163C may be permanently damaged. To use the ILI9163C within the following electrical characteristics limit is strongly recommended for normal operation. If these electrical characteristic conditions are exceeded during normal operation, the ILI9163C will malfunction and cause poor reliability.

Item	Symbol	Unit	Value Note
Supply voltage	VPNL	V	-0.3 ~ + 4.8
Supply voltage (Logic)	VDDI	V	-0.3 ~ + 4.6
Supply voltage (Digital)	VCC	V	-0.3 ~ + 2.4
Driver supply voltage	VGH-VGL	V	-0.3 ~ + 33.0
Logic input voltage range	VIN	V	-0.3 ~ VDDI + 0.3
Logic output voltage range	VO	V	-0.3 ~ VDDI + 0.3
Operating temperature	Topr	∞	-40 ~ + 85
Storage temperature	Tstg	∞	-55 ~ + 110

Notes: If the absolute maximum rating of even is one of the above parameters is exceeded even momentarily, the quality of the product may be degraded. Absolute maximum ratings, therefore, specify the values exceeding which the product may be physically damaged. Be sure to use the product within the range of the absolute maximum ratings.

17.2 DC Characteristics

Item	Symbol	Uni t	Condition	Min.	Тур.	Max.	Note				
Power & Operation	Power & Operation Voltage										
Analog Operating voltage	VPNL I V I Operating voltage I 2		2.5	2.78	4.8	Note2					
Logic Operating voltage	VDDI	V	I/O supply voltage	1.65	1.8/2.78	3.3	Note2				
Digital Operating voltage	VCC	V	Digital supply voltage		1.8		Note2				
Gate Driver High voltage	VGH	V		10.0		16.0	Note3				
Gate Driver Low voltage	VGL	V		-16.0		-7.5	Note3				
Driver Supply voltage		V	VGH-VGL	19		32	Note3				
Input/Output											
Logic High level input voltage	VIH	V		0.7VDDI		VDDI	Note1,2,3				
Logic Low level input voltage	VIL	V		VSS		0.3VDDI	Note1,2,3				
Logic High level output voltage	VOH	V	IOH = -1.0mA	0.8VDDI		VDDI	Note1,2,3				
Logic High level output voltage	VOL	V	IOL = 1.0mA	VSS		0.2VDDI	Note1,2,3				
Logic High level input current	IIH	μΑ				1	Note1,2,3				
Logic Low level input current	IIL	μΑ		-1			Note1,2,3				
Logic input leakage	IIL	μΑ	VIN = VDDI or VSS	-0.1		+0.1	Note1,2,3				





current							
VCOM Operation							
VCOM High voltage	VCOMH	V	Ccom=12nF	2.5		5.0	Note 3
VCOM Low voltage	VCOML	V	Ccom=12nF	-2.5		0.0	Note 3
VCOM Amplitude voltage	VOMA	٧	VCOMH-VCOML	4.0		5.5	Note 3
Source Driver							
Source output range	Vsout	V		0.1		AVDD-0.1	Note4
Gamma reference voltage	GVDD	٧		3.0		5.0	Note3
Source output setting time	Tr	μS	Below with 99% precision		15	20	Note4,5
Output deviation voltage	Vdev	mV	Sout >= 4.2V Sout <=0.8V			20	Note4
(Source output channel)		mV	4.2V>Sout>0.8V			15	-
Output offset voltage	VOFSET	mV				35	Note6
Booster Operation							
1 st Booster (VPNLx2) voltage	AVDD	٧		4.5*6		6*7	Note3
1 st Booster(VPNLx2) Drop voltage	VPNLx2, drop	%	I loading = 1mA			5	Note3
Liner range	VLinear	V		0.2		AVDD-0.2	

Note 1: VDDI=1.65 to 3.3V, VPNL=2.5 to 4.8V, AGND=GND=0V, Ta=-30 to $70^{\circ}\!\!\!\mathrm{C}$ (to +85 $^{\circ}\!\!\!\mathrm{C}$ no damage)

Note2: Please supply digital VDDI voltage equal or less than analog VPNL voltage. (VDDI \leq VPNL)

Note2,3,4: When the measurements are performed with LCD module. Measurement Points are like below.

Note 3: CSX, RDX, WRX, D[23:0], D/CX, RESX, TE, PCLK, VS, HS, DE, SDA, SCL, GM2, GM1, GM0, RCM1, RCM0, P68, IM2, IM1, IM0, RCM2, R

SRGB, REV, SMX, SMY, RL, TB, IDM, SHUT, PREG, GS and Test pins.

Note5: Source channel loading = 10pF/channel, Gate channel loading = 50pF/channel


Note6: The Max. value is between with Note 4 measure point and Gamma setting value.





17.3 AC Characteristics

17.3.1. Parallel CPU 18/16/9/8-bit Bus



Note: Logic high and low levels are specified as 30% and 70% of VDDI for Input signals.

Table 17.3.1 AC characteristics of parallel CPU I/F in asynchronous mode

Signal	Symbol	Parameter	min	max	unit	description
tast		Address setup time	0		ns	
D/CX	taht	Address hold time(Write/Read)	10		ns	
	tchw	"S""H" Pulse Widtch	0		ns	
	tcs	Chip Select setup time (Write)	10		ns	
CSX	trcs	Chip Select setup time (Read ID)	45		ns	
tro	trcsfm	Chip Select setup time (Read FM)	355		ns	
tcsf		Chip Select Wait time(Write/read)	10		ns	
	twc	Write cycle	60		ns	
	twrh	Controlpulse H duration	15		ns	
	twrl	Control pulse L duration	15		ns	
RDX	trc	Read cycle (ID)	160		ns	When read ID





	trdh	trdh Control pulse H duration(ID)			ns	data	
trdl Contro		Control pulse L duration(ID)	45		ns		
	trcfm	Read cycle (FM)	450		ns	Mhon road from	
RDX	trdhfm	Control pulse H duration (FM)	90		ns	When read from	
	trdlfm	Control pulse L duration (FM)	355		ns	frame memory	
	tdst	Data setup time	10		ns	Fau manavimavima	
D[170]	tdht	Data hold time	10		ns	For maximum	
	trat	trat Read access time (ID)		40	ns	CL = 30pF For minimum	
	tratfm Read access time (FM)			340	ns	CL = 8pF	
	todh	Output disable time	20	80	ns	OL – 0pi	

Note 1: VDDI 1.65 to 3.3V, VPNL=2.6 to 3.3V, AGND=GND=0V, Ta=-30 to 70 $^{\circ}$ C (to +85 $^{\circ}$ C no damage)

Note 2: This input signal rise time and fall time (tr, tf) is specified at 15 ns or less. Logic high and low levels are specified as 30% and 70% of VDDI for input signals





17.3.2. Display Serial Interface (SPI)

17.3.2.1 3-pin Serial Interface




Table 17.3.2.1: 3-pin Serial Interface Characteristics

Signal	Symbol	Parameter	MIN	MAX	Unit	Description
	TCSS	Chip select setup time	10		ns	
CSX	TCSH	Chip select hold time	30		ns	
	TCHW	Chip select "H" pulse width	30		ns	
	TSCYCW	Serial clock cycle(Write)	33		ns	
	TSHW	S"L""H" pulse width(Write)	10		ns	
SCL	TSLW	S"L""L" pulse width(Write)	10		ns	
SCL	TSCYCR	Serial clock cycle(Read)	100		ns	
	TSHR	S"L""H" pulse width(Read)	40		ns	
	TSLR	S"L""L" pulse width(Read)	40		ns	
	TSDS	Data setup time	5		ns	
SDA(DIN)	TSDH	Data hold time	5		ns	
(DOUT)	TACC	Access time	5	25	ns	For maximum CL = 30pF
	TOH	Output disable time	10		ns	For minimum CL = 8pF

Note 1: VDDI=1.65 to 3.3V, VPNL=2.6 to 3.3V, AGND=GND=0V. Ta=-30 to 70° C (to +85 $^{\circ}$ C no damage)

Note 2: The input signal rise time and fall time(tr, tf) is specified at 15 ns or less.

Logic high and low levels are specified as 10% and 90% of VDDI for Input signals.





17.3.2.2 4-pin Serial Interface




Table 17.3.2.2: 4 pin Serial Interface Characteristics


		<u> </u>				
Signal	Symbol	Parameter	MIN	MAX	Unit	Description
	TCSS	Chip select setup time	10		ns	
CSX	TCSH	Chip select hold time	30		ns	
	TCHW	Chip select "H" pulse width	30		ns	
	TSCYCW	Serial clock cycle(Write)	33		ns	
	TSHW	S"L""H" pulse width(Write)	10		ns	
CCI	TSLW	S"L""L" pulse width(Write)	10		ns	
SCL	TSCYCR	Serial clock cycle(Read)	100		ns	
	TSHR	S"L""H" pulse width(Read)	40		ns	
	TSLR	S"L""L" pulse width(Read)	40		ns	
D/CV	TDCS	D/CX setup time	5		ns	
D/CX	TDCH	D/CX hold time	5		ns	
	TSDS	Data setup time	5		ns	
SDA(DIN)	TSDH	Data hold time	5		ns	
(DOUT)	TACC	Access time	5	25	ns	For maximum CL = 30pF
	TOH	Output disable time	10		ns	For minimum CL = 8pF

Note 1: VDDI=1.65 to 3.3V, VPNL=2.6 to 3.3V, AGND=GND=0V. Ta=-30 to 70℃ (to +85℃ no damage)

Note 2 : The input signal rise time and fall time(tr, tf) is specified at 15 ns or less.

Logic high and low levels are specified as 10% and 90% of VDDI for Input signals.

17.3.3. Parallel RGB 18/16/6-bit Bus



Signal	Symbol	Parameter	MIN	MAX	Unit	Description
PCLK	TPCLKCYC	Pixel low pulse width	15	-	ns	
POLK	TPCLKHT	Pixel high pulse width	15	-	ns	
VC	TVSST	Vertical Sync. setup time	15	-	ns	
VS TVSHT		Vertical Sync. hold time	15	-	ns	
THSST		Horizontal Sync. setup time	15	-	ns	
THSHT	THSHT	Horizontal Sync. hold time	15	-	ns	
DE	TDEST	Data Enable setup time	15	-	ns	
DE TDEHT		Data Enable hold time	15	-	ns	
D[17:0]	TDST	Data setup time	15	-	ns	
	TDHT	Data hold time	15	-	ns	





18. Revision History

Version No.	Date	Page	Description		
V0.01	2009/12/28		New Created		
V0.02	2010/2/2	130	Tearing effect description		
V0.03	2010/2/26	179	Remove RE6h		