




RK3566_ABCDE

(Power&GND)




RK3566 F (DDR PHY)



1

Caps should be placed close to the U1 package



RK3566_I (VCCIO2 Domain)

U1000I

VCCIO2 Domain

Operating Voltage=1.8V/3.3V

EMMC D0	/ FLASH D0	/ GPIO1 B4 u	A32	>>eMMC D0/FLASH_D0
EMMC D1	/ FLASH D1	/ GPIO1 B5 u	B27	>>eMMC D1/FLASH_D1
EMMC D2	/ FLASH D2	/ GPIO1 B6 u	B32	>>eMMC D2/FLASH_D2
EMMC D3	/ FLASH D3	/ GPIO1 B7 u	B29	>>eMMC D3/FLASH_D3
EMMC D4	/ FLASH D4	/ GPIO1 C0 u	B33	>>eMMC D4/FLASH_D4
EMMC D5	/ FLASH D5	/ GPIO1 C1 u	A30	>>eMMC D5/FLASH_D5
EMMC D6	/ FLASH D6	/ GPIO1 C2 u	B30	>>eMMC D6/FLASH_D6
EMMC D7	/ FLASH D7	/ GPIO1 C3 u	A33	>>eMMC D7/FLASH_D7
EMMC CMD	/ FLASH WRn	/ GPIO1 C4 u	A27	>>eMMC_CMD/FLASH_WRn
EMMC CLKOUT	/ FLASH DQS	/ GPIO1 C5 d	A29	>>eMMC_CLKOUT/FLASH_DQS
EMMC DATA STROBE	/ FSPI CS1n	/ FLASH CLE	1A16	>>eMMC_DATA_STROBE/FLASH_CLE
EMMC RSTn	/ FSPI D2	/ FLASH WPN	1B16	>>eMMC_RSTn/FSPI_D2/FLASH_WPN
FSPI CLK	/ FLASH ALE	/ GPIO1 D0 d	1A15	>>FSPI_CLK/FLASH_ALE
FSPI D0	/ FLASH RDY	/ GPIO1 D1 u	1A17	>>FSPI_D0/FLASH_RDY
FSPI D1	/ FLASH RDN	/ GPIO1 D2 u	1A18	>>FSPI_D1/FLASH_RDN
FSPI CS0n	/ FLASH CS0n	/ GPIO1 D3 u	1B17	>>FSPI_CS0n/FLASH_CS0n
FSPI D3	/ FLASH CS1n	/ GPIO1 D4 u	1C15	>>FSPI_D3/FLASH_CS1n

Default is determined by Pin
FLASH VOL_SEL/GPIO0 A7 u:
L:VCCIO2 must supply 3.3V
H:VCCIO2 must supply 1.8V


RK3566
BGA565 15R50x14R40x0R90

VCCIO2

VCCIO_FLASH

1.8V

Caps should be
placed under
the U1 package



1. eMMC or Nand Flash:
Short 'eMMC_D0/FLASH_D0' and GND
to enter Maskrom Mode.
2. SPI Flash:
Short 'FSPI_CLK/FLASH_ALE' and GND
to enter Maskrom Mode.

Be sure to reserve the testpoints for
firmware burning or update.

软件dts的电压配置严格与硬件设计保持一致!
Check the software configuration(dts)
of voltage level, which must be
keep the same as hardware design.

RK3566_J (VCCIO3 Domain)

U1000J

VCCIO3 Domain

Operating Voltage=1.8V/3.3V

PWM8 M1	/ SDMMC0 D0	/ UART2 TX M1	/ UART6 TX M1	/ GPIO1 D5 u	1E20	>>SDMMC0_D0
PWM9 M1	/ SDMMC0 D1	/ UART2 RX M1	/ UART6 RX M1	/ GPIO1 D6 u	1F19	>>SDMMC0_D1
	SDMMC0 D2	/ ARM JTAG TCK	/ UART5 CTSH M0	/ GPIO1 D7 u	1D20	>>SDMMC0_D2
	SDMMC0 D3	/ ARM JTAG TMS	/ UART5 RTSn M0	/ GPIO2 A0 u	1F18	>>SDMMC0_D3
PWM10 M1	/ SDMMC0 CMD	/ UART5 RX M0	/	/ GPIO2 A1 u	1E19	>>SDMMC0_CMD
	SDMMC0 CLK	/ TEST CLKOUT	/ UART5 TX M0	/ GPIO2 A2 d	G38	>>SDMMC0_CLK


RK3566
BGA565 15R50x14R40x0R90

VCCIO3


VCCIO_SD

Caps should be
placed under
the U1 package

default VCC = VCCIO_FLASH 1.8V



软件dts的电压配置严格与硬件设计保持一致!
Check the software configuration(dts)
of voltage level, which must be
keep the same as hardware design.



Xunlong Co., Limited

Design Name

OPI3B

Size

A4

Page Name

11RK3566_Flash/SD_Contr

Rev

1.0

Date: Monday, August 14, 2023

Sheet



11

of


28

RK3566_U (USB3.0/PCIe2.0x1/SATA)

RK3566 V (USB2.0 HOST)




RK3566_K (VCCIO4 Domain)




RK3566_N (VCCIO7 Domain)




RK3566_O (SARADC/OTP)




RK3566_P (MIPI_CSI_RX)



RK3566_M (VCCIO6 Domain)




软件dts的电压配置严格与硬件设计保持一致！
Check the software configuration(dts) of voltage level, which must be keep the same as hardware design.




Xunlong Co., Limited

Design Name	OPI3B		
Size A3	Page Name	14RK3566_CSI/GPIO	Rev 1.0
Date:	Monday, August 14, 2023	Sheet 14	of 28


RK3566_R(MIPI_DSI_TX0/LVDS_TX0)





RK3566_S(MIPI_DSI_TX1)



RK3566_T(eDP TX)



RK3566_Q(HDMI2.0 TX)




RK3566_L(VCCIO5 Domain)

U1000L

VCCIO5 Domain

Operating Voltage=1.8V/3.3V



RK3566
BGA565 15R50x14R40x0R90

软件dts的电压配置严格与硬件设计保持一致！
Check the software configuration(dts)
of voltage level, which must be
keep the same as hardware design

GMAC	Direction	GEPHY	GMAC	Direction	FEPHY
GMACx_TXD0	----->	PHYx_TXD0	GMACx_TXD0	----->	PHYx_TXD0
GMACx_TXD1	----->	PHYx_TXD1	GMACx_TXD1	----->	PHYx_TXD1
GMACx_TXD2	----->	PHYx_TXD2			
GMACx_TXD3	----->	PHYx_TXD3			
GMACx_TXEN	----->	PHYx_TXEN	GMACx_TXEN	----->	PHYx_TXEN
GMACx_TXCLK	----->	PHYx_TXCLK			
GMACx_RXD0	<-----	PHYx_RXD0	GMACx_RXD0	<-----	PHYx_RXD0
GMACx_RXD1	<-----	PHYx_RXD1	GMACx_RXD1	<-----	PHYx_RXD1
GMACx_RXD2	<-----	PHYx_RXD2			
GMACx_RXD3	<-----	PHYx_RXD3			
GMACx_RXDV	<-----	PHYx_RXDV	GMACx_RXDV	<-----	PHYx_CRS_DV
GMACx_RXCLK	<-----	PHYx_RXCLK			
GMACx_RXER	<-----	PHYx_RXER	GMACx_RXER	<-----	PHYx_RXER
GMACx_MDC	----->	PHYx_MDC	GMACx_MDC	----->	PHYx_MDC
GMACx_MDIO	<----->	PHYx_MDIO	GMACx_MDIO	<----->	PHYx_MDIO
ETHx_REFCLK0_25M	----->	PHYx_XTALIN			
GMACx_MCLKINOUT	<-----	PHYx_CLKOUT125 (Option)	GMACx_MCLKINOUT	----->	PHYx_XTALIN/REFCLK
GPIO	----->	PHYx_RSTn	GPIO	----->	PHYx_RSTn
GPIO	<-----	PHYx_INT/PMEB	GPIO	<-----	PHYx_INT/PMEB



Xunlong Co., Limited		
Design Name		
OPI3B		
Size A3	Page Name	Rev 1.0
16RK3566_GMAC		
Date:	Monday, August 14, 2023	Sheet 16 of 28


U1000H

Operating Voltage=1.8V/3.3V

	/ I2C3 SDA M0	/ UART3 RX M0	/ AUDIOPWM LOUT p	/ GPIO1 A0 u
	/ I2C3 SCL M0	/ UART3 TX M0	/ AUDIOPWM LOUT n	/ GPIO1 A1 u
SCR CLK	/ I2S1 MCLK M0	/ UART3 RTSn M0		/ GPIO1 A2 d
SCR IO	/ I2S1 SCLK TX M0	/ UART3 CTSn M0		/ GPIO1 A3 d
	I2S1 SCLK RX M0	/ UART4 RX M0	/ PDM CLK1 M0	/ SPDIF TX M0
				/ GPIO1 A4 d
SCR RST	/ I2S1 LRCK TX M0	/ UART4 RTSn M0		/ GPIO1 A5 d
	I2S1 LRCK RX M0	/ UART4 TX M0	/ PDM CLK0 M0	/ AUDIOPWM ROUT p
				/ GPIO1 A6 d
SCR DET	/ I2S1 SDO0 M0	/ UART4 CTSn M0	/ AUDIOPWM ROUT n	/ GPIO1 A7 d
	I2S1 SDO1 M0	/ I2S1 SDI3 M0	/ PDM SDI3 M0	/ PCIE20 CLKREQn M2
	I2S1 SDO2 M0	/ I2S1 SDI2 M0	/ PDM SDI2 M0	/ PCIE20 WAKEn M2
	I2S1 SDO3 M0	/ I2S1 SDI1 M0	/ PDM SDI1 M0	/ PCIE20 PERSTn M2
		/ I2S1 SDI0 M0	/ PDM SDI0 M0	/ GPIO1 B3

RK3566
BGA565 15R50x14R40x0R90

软件dts的电压配置严格与硬件设计保持一致！
Check the software configuration(dts)
of voltage level, which must be
keep the same as hardware design



Design Name


Page Name

Rev
1.0


Date: Monday, August 14, 2023

Sheet 17 of 28


PMIC RK809 DCDC




PMIC RK809 Managerment




PMIC RK809 LDO



PMIC RK809 CODEC



If RK809-5 codec is not used,
then Pin 14,15,16,17,19,40
Pin 18,36,37,38,35,39,41,3
Leave floating



Xunlong Co., Limited

Design Name

OPI3B

Size

Page Name

Rev


Date: Monday, August 14, 2023

Sheet 19 of 28


28

→ I2C0_SCL_PMIC
← I2C0_SDA_PMIC
→ PMIC_SLEEP_H

VDD_CPU_EXT



Power for VCC3V3_SYS



Xunlong Co., Limited

Design Name

OPI3B

Size
A4

Page Name


20Power(RK809-5)_2_Ext

Rev
1.0




Date: Monday, August 14, 2023

Sheet 20 of 28

LPDDR4 200B 1x32bit




eMMC




HDIMITX_SCL
HDIMITX_SDA
HDIMITX_CEC_M0
HDMI_TX_HPDIN




HDMI TX DDC



HDMI TX CEC



HDMI TX HPD



Xunlong Co., Limited

Design Name

OPI3B

Size
A4

Page Name


24VO-HDMI2.0_TX(option)

Rev
1.0




Date: Monday, August 14, 2023

Sheet 24 of 28


SDIO WIFI/BT Module-1T1R




Giga PHY




Differential pairs
20= 100 ohm



VCC_PHY1_IO Voltage Config



PHY Address Config





Pull-up for additional 2ns delay to RXC for data latching



Pull-up for additional 2ns delay to TXC for data latching



Pull-up to disable PLL @ ALDPS mode(Low power mode)



RGMII Power Source	CFG EXT	CFG LDO[1:0]
External 3.3V	1'b1	2'b00
External 1.8V	1'b1	2'b10
Internal 1.8V(default)	1'b0	2'b10

