
Prove that the worst case delay through an $n \times n$ array multiplier is 6(n - 1) - 1 gate delays


The worst case signal propagation delay path is from the upper right corner of the array to the high-order product bit output at the bottom left corner of the array. The path consists of the staircase pattern that includes the two cells at the right end of each row, followed by all the cells in the bottom row. Assuming that there are two gate delays from the inputs to the outputs of a full adder block, the path has a total of 6(n-1)-1 gate delays, including the initial AND gate delay in all cells, for the $n \times n$ array. (See Problem 6.12.) Only the AND gates are actually needed in the first row of the array because the incoming partial product PPO is zero. This has been taken into account in developing the delay expression.


Multiply each of the following pairs of signed 2's-complement numbers using the Booth algorithm. In each case, assume that A is the multiplicand and B is the multiplier.

- i) A = 001011 and B = 011011
- ii) A = 000111 and B = 000111




Design a 2x2 array multiplier.







Explain restoring method of division with the help of a flow chart.



Draw the flow chart for Booth's Multiplication algorithm.




Draw and explain the circuit for implementing unsigned integer multiplication.



(a) Register configuration

Explain about signed and unsigned numbers representation in binary



Evaluate (0010)₂ with (0011)₂ using multiplication algorithm.

BOOTH ALGORITHM

Explain data hazards and control hazard with an example.

Data hazards occur when instructions depends on result of prior instruction still in the pipeline. Consider two instructions I and J, Each instruction can be considered as a mapping from a set of data objects to a set of data objects.

- The domain D(I) of an instruction I is the set of resource objects whose data objects affects the execution of the instruction I.
- The range R(I) of an instruction I is the set of resource objects whose data objects may be modified by the instruction I.
- The operands to be used for the execution of the instruction are read from its Domain and the results are written in its Range.
- Consider 2 instructions I and J. Instruction J appears after the instruction I in the program. Instruction J may enter the execution pie before or after the completion of execution of instruction I.

Data hazards can be classified into three types:

- WAR- Write after read. This occurs then instruction J tries to modify information that is already read by I.
- RAW- Read after write. Occurs when J tries to read information modified by I.
- WAW- Write after write, when I and J try to modify data at the same time.

This type of dependency occurs during the transfer of control instructions such as BRANCH, CALL, JMP, etc. On many instruction architectures, the processor will not know the target address of these instructions when it needs to insert the new instruction into the pipeline. Due to this, unwanted instructions are fed to the pipeline. Consider the following sequence of instructions in the program:

101: I2 (JMP 250) 102: I3

100: I1

250: BI1

Expected output: I1 -> I2 -> BI1
NOTE: Generally, the target address of the JMP instruction is known after ID stage only.

Discuss about various types of pipeline hazards.

Structural Hazards- This occurs when there is a lack of resources. A resource conflict arises when more than one instruction tries to access the same resources in the same cycle. A resource can be a register,

memory, or ALU. Consider the table:



In the above scenario, in cycle 4, instructions I1 and I4 are trying to access same resource (Memory) which introduces a resource conflict.

To avoid this problem, we have to keep the instruction on wait until the required resource (memory in our case) becomes available. This wait will introduce **stalls** in the pipeline as shown below:

Stall: A stall is a cycle in the pipeline without new input.



Solution for structural dependency
To minimize structural dependency stalls in the pipeline, we use a hardware mechanism called Renaming.

Renaming: According to renaming, we divide the memory into two independent modules used to store the instruction and data separately called Code memory(CM) and Data memory(DM) respectively. CM will contain all the instructions and DM will contain all the operands that are required for the instructions.

Draw the flowchart for decimal multiplication.