## **Total Pages: 5**

## **DRAFT Scheme of Valuation/Answer Key**

(Scheme of evaluation (marks in brackets) and answers of problems/key)

# APJ ABDUL KALAM TECHNOLOGICAL UNIVERSITY

FOURTH SEMESTER B.TECH DEGREE EXAMINATION, MAY 2021

	Cou	rse Code: CST202	
	Course Name: Comp	outer Organization and Architecture	
Max Marks: 100			Duration: 3 Hours

Max	Max. Marks: 100 Duration: 3 Hours		
PART A			
	(Answer all questions; each question carries 3 marks)	Marks	
1	Auto increment Mode = after operand addressing , the contents of the register is incremented.eg: (R4)+ (1.5 marks)  Decrement Mode = before operand addressing, the contents of the register is decrement.eg: -(R4) (1.5 marks)	3	
2	MAR, MDR (1 mark)  1) MAR <sub>in</sub> ,  2) MDR <sub>in</sub> , MDR <sub>out</sub> , MDR <sub>inE</sub> , MDR <sub>outE</sub> , (2 marks)	3	
3	Example (1.5 marks) Explanation (1.5 marks)	3	
4	Any binary data can be represented in the form of 2 <sup>k</sup> -2 <sup>m</sup> (1.5 marks)  To multiply with 2 shift towards left (1.5 mark)	3	
5	Partial product $p_{p_0}$ $p_{p_1}$ $p_{p_2}$ $p_{p_3}$ $p_{p_2}$ $p_{p_3}$ $p_{p_4}$ $p_{p_5}$ $p_{p_4}$ $p_{p_5}$	3	
6	Structural hazards, data hazards, control hazards (Each carries 1 mark)	3	
7	A control unit whose binary control variables are stored in memory is called a micro programmed control unit.	3	

8		Control organization 4 methods:	3
		1. One flip flop per state method	
		2. Sequence register and decoder method	
		3. PLA control	
		4. Micro-program control	
9		An <b>interrupt</b> is a signal to the processor emitted by hardware or software	3
		indicating an event that needs immediate attention. (1.5 marks)	
		Steps (1.5 marks)	
10		SRAM circuits require more area on a chip, because an SRAM memory cell	3
		requires four to six transistors compared to a single transistor and a capacitor for	
		DRAM	
	1	PART B	l
		(Answer one full question from each module, each question carrie	
		Module -1	
11	a)	Single bus organization:	4
		Allows only one transfer at a time.	
		It costs very low	
		It is flexible for attaching peripheral devices.	
		Its performance is low	
		Multiple bus organization:	
		Allows two or more transfer at a time.	
		It costs high	
		It provides concurrency in operation.	
		Its performance is high	
	b)	(A+B) * (C+D) (5 marks)	10
		Three-Address	
		1. ADD A, B, R1; R1 $\leftarrow$ M[A] + M[B] 2. ADD C, D, R2; R2 $\leftarrow$ M[C] + M[D]	
		3. MUL R1, R2, X; $M[X] \leftarrow R1 * R2$	
		Two-Address	
		1. MOV A, R1; R1 $\leftarrow$ M[A]	
		2. ADD B, R1; R1 $\leftarrow$ R1 + M[B]	
		3. MOV C, R2; R2 $\leftarrow$ M[C]	
	1	4. ADD D, R2; R2 $\leftarrow$ R2 + M[D]	

```
5. MUL R2, R1; R1 \leftarrow R1 * R2
         6. MOV R1,X; M[X] \leftarrow R1
             One-Address [AC- ACCUMULATOR]
         1. LOAD A; AC \leftarrow M[A]
         2. ADD B; AC \leftarrow AC + M[B]
         3. STORE T; M[T] \leftarrow AC
         4. LOAD C; AC \leftarrow M[C]
         5. ADD D; AC \leftarrow AC + M[D]
         6. MUL T; AC \leftarrow AC * M[T]
         7. STORE X; M[X] \leftarrow AC
         C \leftarrow [A] + [B]
                                                                              (5 marks)
            Three-Address
         1. ADD A, B, C; C \leftarrow M[A] + M[B]
         Two-Address
         1. MOV A, R1; R1 \leftarrow M[A]
         2. ADD B, R1; R1 \leftarrow R1 + M[B]
         3. MOV R1,C; M[C] \leftarrow R1
             One-Address [AC- ACCUMULATOR]
         1. LOAD A; AC \leftarrow M[A]
         2. ADD B; AC \leftarrow AC + M[B]
         3. STORE C; M[C] \leftarrow AC
12
        Figure (3 marks)
                                                                                               6
    a)
         Explanation(3 marks)
    b)
        Single bus organization figure
                                                                (3 marks)
                                                                                               8
         Control sequences for instruction ADD [R2],R3
                                                                    (5 marks)
                                              Module -2
         Processor organization methods - (1 mark)
13
                                                                                               10
    a)
                                  (figure 1.5 marks explanation 1.5 marks)
         i scratchpad memory
                                   (figure 1.5 marks explanation 1.5 marks)
         ii Two-port memory
         iii Accumulator register (figure 1.5 marks explanation 1.5 marks)
        True complement circuit - figure(2.5 marks)
                                                                                               4
    b)
         Explanation
                                          (1.5 marks)
        Diagram(4 marks)
14
                                                                                               8
    a)
```

		Explanation (4 marks)	
	b)	Shifter - Figure (4 marks)	6
		Explanation (2 marks)	
		Module -3	
15	a)	Restoring division - flowchart(3 marks)	6
		Explanation with example(3 marks)	
	b)	Data hazards - A data hazard is any condition in which either the source or the destination operands of an instruction are not available at the time expected in the pipeline. As a result some operation has to be delayed, and the pipeline stalls. (1 marks)  Mention various data hazards (3)  Resolution techniques: internal forwarding ,short circuiting(4 marks)	8
16	a)	Booth's multiplication algorithm - flow chart(2 marks)	8
		-5 X 4 example(3 marks)	
	b)	Draw time space diagram (1 marks)	6
		(minimum 5 hazards should be identified 1 mark for each)	
		Between I <sub>1</sub> & I <sub>3</sub> structural	
		Between I <sub>1</sub> & I <sub>2</sub> data(RAW)	
		Between I <sub>2</sub> & I <sub>3</sub> data(RAW)	
		Between I <sub>1</sub> & I <sub>5</sub> structural	
		I <sub>4</sub> Control	
		Module -4	•
7	a)	Micro-program sequencer - figure (4 marks)	10
		Detailed explanation (6 marks)	
	b)	Vertical instruction format(2 marks)	4
		Horizontal instruction format(2 marks)	
8	a)	Micro-programmed computer organization - figure (4marks) explanation (4	8
		marks)	
	b)	One flip-flop per method - figure (3marks)	6
		Explanation(3 marks)	
		Module -5	
9	a)	I/O accessing mechanisms	7
		A Program driven (3 marks)	

		B, Interrupt initiated I/O (3 marks)	
		C, DMA (3 marks)	
	b)	ROM explanation(1 mark)	5
		(Mention any four type one mark each)	
		PROM: Allows data to be loaded by user, programmability is achieved by	
		inserting a fuse at point P in a ROM cell.	
		EPROM: In EPROM, one can program the memory chip and erase it thousands	
		of times, erasure requires dissipating charges trapped in the transistor of memory	
		cells. This can be done by exposing the chip to UV light.	
		EEPROM: Its method of erasure is electrical, so requires different voltages for	
		erasing, writing and reading stored data	
		FLASH MEMORY: The erasure of the entire contents takes less than a	
		second, or one might say in a flash, hence its name, Flash memory. (4X1.5=6	
		marks)	
20	a)	Internal organization of 1K X 8 memory chip - Diagram - (3 marks) Explanation (2	5
		marks)	
	b)	Direct mapping (3 marks)	9
		Associative mapping (3 marks)	
		Set associative mapping (3 marks)	
		*****	
	<u> </u>		1