ECE 443 Project 3: 16 – Bit MIPS Processor

Introduction

For this final project, we were required to make a 16 – bit single cycle MIPS processor. We were to take the ALU that we created structurally from project 2 and use it at the center of this new design. In addition, we needed to implement a Register file, RAM, ALU control, and program counter. Once that was all complete connect all the components into a single file and verify the processor works correctly.

Components

<u>ALU</u>

The Arithmetic Logic Unit is the main component of a processor. It is responsible for the mathematical calculations as well as being used to pass through the correct information from the registers to the memory. Because our processor did not have any branch or jump capabilities the ALU is used on every instruction. It has 5 capabilities; addition, multiplication, subtraction, pass-through argument A, and pass-through argument B. The functionalities of these can be seen in the following test.

Value				4				ş		•
0002					0002					
0003					0003					
0002	0005 X FFI	F X 00	02 X 00	00 X 00	06 X 00	∞ <u>√</u> ∞	03 🗸 00	00 X 00	05 X FFF	FF)
0								\neg L		
1								\neg L		
0										
	0002 0003 0002 0	0002 0003 0002 (0005) FFF 0 1	0002 0003 0002 (0005) FFFF (00000) 0 1	0002 0003 0002	0002 0003 0002	0002 0002 0003 0003 0002 0005 FFFF \ 0002 \ 0006 \ 00 0 1	0002 0002 0003 0003 0002 0002 (0005) FFFF (0002) 0000 (0006) 0000 (000 0 1	0002 0002 0003 0003 0002 0005 FFFF \ 0002 \ 0000 \ 0000 \ 00003 \ 000 0 1	0002 0002 0003 0003 0002 0002 0005 \(\frac{\text{FFFF}}{\text{0002}} \(\frac{\text{0000}}{\text{0000}} \(\frac{\text{00000}}{\text{0000}} \(\text{	0002 0002 0003 0003 0002 0005 FFFF \ 0002 \ 0000 \

Figure 1: Test Results of the ALU

In order to test the functionality, the inputs for the ALU are given as 2 and 3. All the possible ALU controls are passed displaying each functionality of the ALU. Note that the subtraction yields 0xffff which is the 2's compliment of negative one

Instruction Decode Control Unit

The instruction decode control unit is what takes the opcode from the instruction and sets various control signals based on the operation indicated by the op code. The entity takes just the opcode as an input and from it generates the signals to indicate reading of the memory, the multiplexer to choose between memory output and the ALU output to be sent to the register file, the write memory control, the multiplexer choosing between a register or immediate value for the ALU, and the register write command. This is all performed with combinational logic. The test results can be seen in Figure 2.




Figure 2: Test Results of the Control Unit

The test verified the combinational logic that was implemented in the control unit. It then drives all of the control signals to the multiplexers, ALU, and data memory.

Register File

The register file is the part of the process where values are stored before being used with the ALU. For this processor it is 16 bytes wide and has 16 registers. These registers can be accessed two at a time and written to one at a time if the write enable signal from the control unit is high. The functionality of the Register file is spot tested and shown in Figure 3.

Signal name	Value		•	20	•	•	40		· е
ıπ clk	1								
₁r regWrite	1								
⊞ № Reg1Data	0000					0000			
	0000					0000			
	0005	0000	$\supset \subset$			0	005		
	1	0	$\supset \subset$				1		
⊕ № Reg1	7			0			$\equiv \chi$	7	
⊞ лг Reg2	2			0			$\equiv \chi$	2	
⊟ л regs	0000, 0005, 00					$\supset \!\!\! \subset$			
⊕ № regs[0]	0000					0000			
⊕ № regs[1]	0005			0000		$\supset \subset$	(0005	
⊞ regs[2]	0000					0000			
⊞ № regs[3]	0000					0000			
⊞ nr regs[4]	0000					0000			
⊞ № regs[5]	0000					0000			
⊕ № regs[6]	0000					0000			
⊕ regs[7]	0000					0000			
⊕ regs[8]	0000					0000			
⊕ № regs[9]	0000					0000			
⊕ № regs[10]	0000					0000			
⊕ № regs[11]	0000					0000			
	0000					0000			
⊞ № regs[13]	0000					0000			
⊕ № regs[14]	0000					0000			
⊕ № regs[15]	0000					0000			

Figure 3: Functionality of the Register File

The registers are all initialized to zero. On each clock the registers are written and read. The test shows that data is correctly being written into \$r1 and that \$r7 and \$r2 are read yielding all zeros.

Data Memory

The data memory allows for the processor to hold more than just the registers worth of data. The memory can be loaded and read from using the store half word and load half word instructions. The memory has 256 locations that are 16 bits wide each. To test them a few were written to and read from concurrently while the Write data signal was turned on and off. The results can be seen in Figure 4.




Figure 4: Test Results of the Data Memory

ECE 443 Project 3: 16 – Bit MIPS Processor

Instruction Memory

The instruction memory is where the program is loaded to allow the processor to fetch instructions. Each instruction is loaded into a 16-bit location that is indexed by its corresponding program counter number. This allows the program counter to increment the count each cycle so that the next instruction is ready for the next cycle. To test the instruction memory and verify that the correct program was loaded the test cycled through each possible program count and read the output. The results can be seen in Figure 5.

Signal name	Value				40		•		80		•	•	120				160				200		•		240		•	. :	280	
∄ № PC	0F	00 X	01	X	02	X	03	X	04	X	05	X	06	X	07	X	08	X	09	X	0A	Χ	0B	X	0C	X	0D	X	0E	OF
.π clk	1			l		L		l		L		工		l	」	L		L		l		ᆫ	厂	L		l		L		\square
⊞ № Data	770B	500A	$\supset \subset$	5105	Χ.	200	X	5300	χ_5	400	X	5500	$\supset \subset$	5600	X:	5700	X	0201	X	1301	\propto	4401	ΧĒ	30B	X	40A	X	60A	χ_η	70B

Figure 5: Test Results of the Instruction Memory

This test data compared to the compiled code shown in Table 1 verifies the functionality of the instruction memory.

ldi \$r0, 10	500A
ldi \$r1, 5	5105
ldi \$r2, 0	5200
ldi \$r3, 0	5300
ldi \$r4, 0	5400
ldi \$r5, 0	5500
ldi \$r6, 0	5600
ldi \$r7, 0	5700
add \$r2, \$r0, \$r1	0201
mult \$r3, \$r0, \$r1	1301
sub \$r4, \$r0, \$r1	4401
sh \$r3, 0x0B	630B
sh \$r4, 0x0A	640A
lh \$r6, 0x0A	760A
lh \$r7, 0x0B	770B

Table 1: Code to be run and its hexadecimal conversion

Processor

The culmination of the project was the connection of all of the sub parts into a processor. The processor entity simply connects the lower entities together using port maps and signals to send information between them. The processor's slowest component was the ALU which restricted the processors clock speed to 10kHz. The only input needed for the processor is the clock which is run at this speed by the test bench. The program's execution is detailed in Figure 6.




Figure 6: Program Execution

Conclusion

The processor functionality was confirmed at each stage by the lower level tests. After the components of the processor could be trusted they were compiled together into the 16-bit processor architecture. The functionality of the resulting architecture was then verified using a final test by running the given program.