




XME0724 Block Diagram


| REV | DATE | PAGES | DESCRIPTION |
|-----|------------|-------|-----------------|
| 1.0 | 02/12/2019 | All | Rev 1.0 Release |
| 2.0 | 01/04/2022 | 06,10 | Rev 2.0 Release |
| 3.0 | 09/06/2022 | 10 | Rev 3.0 Release |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |




| PAGE | DESCRIPTION |
|------|---|
| 1 | Title, Notes, Block Diagram, Revision History |
| 2 | POWER |
| 3 | FPGA_POWER |
| 4 | FPGA_CONFIG |
| 5 | FPGA_IO_PL |
| 6 | FPGA_IO_PS |
| 7 | FPGA_DDR |
| 8 | DDR3 |
| 9 | eMMC |
| 10 | GPHY |
| 11 | USB_OTG |
| 12 | CONNECTOR |
| 13 | |
| 14 | |
| 15 | |
| 16 | |
| 17 | |
| 18 | |
| 19 | |
| 20 | |
| 21 | |
| 22 | |
| 23 | |
| 24 | |
| 25 | |
| 26 | |
| 27 | |
| 28 | |
| 29 | |




Vref = 0.6V VOUT = 1.0V




Vref = 0.6V VOUT = 1.8V




Vref = 0.6V VOUT = 1.5V





Vref = 0.6V VOUT = 3.3V


| | | |
|--|-------------------------|---------------|
|  MicroPhase Inc. www.microphase.cn | | |
| Title | | |
| XME0724 Schematic | | |
| Size | Document Number | Rev |
| B | Block Diagram | 2.0 |
| Date: | Thursday, June 09, 2022 | Sheet 2 of 18 |





ZYNQ_CONFIG




Four LEDs:
1. Power LED: Red
2. DONE LED: Green
3. PS LED: Green
4. PL LED : Green
Layout Together



| | | | |
|---|-------------------------|---|-----|
|  | | <i>MicroPhase Inc. www.microphase.cn</i> | |
| Title | | | |
| ZYNQ CONFIG | | | |
| Size | Document Number | | Rev |
| | XME0724 Schematic | | 2.0 |
| Date: | Thursday, June 09, 2022 | Sheet 4 of 12 | |

FPGA_PL









Important!!!!!!!!!!!!
Check ETH_nRST OTG_nRST connected to



MIO[8] = 1 ----MIO bank1 voltage=1.8V
 MIO[2] = 0 ----cascaded JTAG
 MIO[3] = 0 ----JTAG/NAND/Quad-SPI/SD
 MIO[6] = 0 ----PLL used
 MIO[7] = 0 ----MIO bank0 voltage=3.3V










| Boot Mode | MIO[5] (QSPI_DQ3) | MIO[4] (QSPI_DQ2) |
|-----------|----------------------|----------------------|
| JTAG | 0 | 0 |
| NAND | 0 | 1 |
| QSPI | 1 | 0 |
| SD Card | 1 | 1 |




XC7Z010/20-1CLG400C

DDR_INTERFACE









mmc_nrst should be warm reset

| | | | |
|-----|-------|-------|----|
| A6 | RFU1 | PAD1 | 1 |
| A7 | RFU2 | PAD2 | 2 |
| C5 | RFU3 | PAD3 | 3 |
| E5 | RFU4 | PAD | 4 |
| E8 | RFU5 | PAD4 | 5 |
| E9 | RFU6 | PAD5 | 6 |
| F10 | RFU7 | PAD6 | 7 |
| G3 | RFU8 | PAD7 | 8 |
| G10 | RFU9 | PAD8 | 9 |
| H5 | RFU10 | PAD9 | 10 |
| J5 | RFU11 | PAD10 | 11 |
| K6 | RFU12 | PAD11 | 12 |
| K7 | RFU13 | PAD12 | 13 |
| K10 | RFU14 | PAD13 | 14 |
| P7 | RFU15 | PAD14 | 15 |
| P10 | RFU16 | PAD15 | 16 |




check rst signal from MIO?


check VDD33 output or input




PL BANK34



PL BANK35



ETH



USB OTG




PS BANK500



PS BANK501



BANK0



VREF_JTAG

VCC_3V3

VCCIN_5V

VREF_JTAG

VCC_3V3

VCCIN_5V