

Lab 3: Single Cycle CPU

Emma Westerhoff, March Saper

November 2, 2018

Intro

In this lab we implemented a 32-bit single cycle CPU following MIPS architecture. We tested our CPU using specially written assembly code.

Run Instructions

Each assembly file that has been tested on our CPU has its own testbench. In order to run our CPU with an assembly file, the following steps must be taken. If you wish to run another test on it, a test bench of similar format should be created.

- Change the settings file in the main folder to reflect the name of the assembly program you want to run.
- Navigate to the folder containing the assembly .asm file. Run the makefile from the command line.
- Navigate back into the main folder, and run the following lines of code:

```
1 iverilog -o [testName] [testName]_cpu_test.t.v
2 ./[testName]
```

- The following should open the gtkwave wave model for viewing:

```
1 gtkwave [testName] waves.vcd
```

To run our unit tests, simply follow a similar schema to the above directions. There is no need to navigate to the .asm file.

Implementation

Block Diagram

Figure 2 on page 3 shows our block diagram. “Instruction decode and operation fetch” takes in the current instruction and outputs control signals to our datapath. The datapath performs the operations specified, and various signals along the datapath are sent to the PC logic. Normally, the PC will simply increment by four. If a special instruction is detected (jump or branch), the PC will increment accordingly.

PC+PC Special Case Logic: If a BEQ or BNE was detected, this block checks to see if the conditions were met (equal or not equal) and calculates the branch address. This logic is also in charge of selecting the PC that will be dealt with: the previous PC (for standard instructions) or the calculated addresses for branch and JR instructions.

PC Hold: A 32-bit chain of parallel DFFs that hold state for exactly one cycle (making this a single cycle CPU)

Add 4 (or Zero if JR): Adds four to the PC unless a JR operation was detected.

Jump Calc: Calculates the jump address, and selects if it a jump is detected. The RTL for calculating the address can be found below.

Instruction Memory: The .text section of the memory which stores instructions.




Figure 1: Block diagram

Instruction Decode and Operand Fetch: A LUT which looks at the OPCode of each instruction, and sets the register values, immediate value, and control signals for that cycle.

JAL Logic: Writes the linked jump address to R[31] if a JAL instruction was detected.

Data Memory: The .data section of the memory which stores data.

Control table

INSTR	RegDst	RegWE	ALUcntrl	MemWE	memToReg	ALUsrc	useReg31
LW	Rt	1	ADD	0	1	imm	0
SW	Rt	0	ADD	1	0	imm	0
BEQ	Rd	0	SUB	0	0	Db	0
BNE	Rd	0	SUB	0	0	Db	0
XORI	Rt	1	XOR	0	0	imm	0
ADDI	Rt	1	ADD	0	0	imm	0
J	Rd	0	ADD	0	0	imm	0
JAL	R31	1	ADD	0	0	imm	0
JR	Rd	0	ADD	0	0	imm	1
ADDI	Rd	1	ADD	0	0	Db	0
SUB	Rd	1	SUB	0	0	Db	0
SLT	Rd	1	SLT	0	0	Db	0
Other	1	0	ADD	0	0	Db	0

Figure 2: Control Table

Instruction Set

Below is the listed RTL of each supported instruction.

- LW: $R[rt] = M[R[rs] + \text{SignExtImm}]$
- SW: $M[R[rs] + \text{SignExtImm}] = R[rt]$
- J: $PC = \text{JumpAddr}$
- JR: $PC = R[rs]$
- JAL: $R[31] = PC + 4$; $PC = \text{JumpAddr}$
- $\text{JumpAddr} = PC + 4[31:28], \text{address}, 2'b0$
- BEQ: if($R[rs] == R[rt]$) $PC = PC + 4 + \text{BranchAddr}$
- $\text{BranchAddr} = 14\text{immediate}[15], \text{immediate}, 2'b0$
- BNE: if($R[rs] != R[rt]$) $PC = PC + 4 + \text{BranchAddr}$
- XORI: $R[rt] = R[rs] \text{ XOR } \text{SignExtImm}$
- ADDI: $R[rt] = R[rs] + \text{SignExtImm}$
- ADD: $R[rd] = R[rs] + R[rt]$
- SUB: $R[rd] = R[rs] - R[rt]$
- SLT: $R[rd] = (R[rs] < R[rt]) ? 1 : 0$

Testing & Results

We borrowed many units from previous labs. These had already been unit tested and so we chose to trust them. As we built other behavioral modules, we performed quick unit tests on them as well. These were not fully automated, but were mostly for sanity checking purposes.

We did the majority of our CPU testing through running assembly tests. Going through each test line by line and comparing the instructions and behaviors was a significant aid in debugging. What follows is a demonstration of the functionalities of our CPU.

Load and Store Word


Figure 3 shows our CPU storing the word `0x0000059F` into data memory and loading it into `R11` on the following load word instruction.



Figure 3: Load and store word test

Jump Register and Jump and Link

Figure 4 shows address `0x00000018` being stored into `R[31]` following a JAL instruction. When the program counter hits a JR instruction, `0x00000018` is returned as the new address.



Performance Analysis

We are looking into the slowest path of our CPU, as this determined what the fastest clock cycle can be. Due to the way that we implemented our system, every addition and subtraction was done using an ALU (for realism). This means that the slowest path will likely be the one that passes through the most of these computations. After tracing through the paths, we found that the branch instructions (BEQ and BNE) took the longest. Following the path of the signal from the decoder, two registers are subtracted using an ALU. Their result is sent to the PC Case Logic. The branch address is calculated (using a simple concatenation), and then passed through an extra ALU to calculate the next PC. This extra ALU makes this the slowest path.

Overall, there are several ways this design could be optimized. There is really only a need for one ALU, and several adders. Aside from the ALU in the datapath, we create 4 more which are only used for add operations.

In addition, the LUT that we create are not the most efficient. In the PC call module, there is an embedded LUT system. This could be more efficient by expanding the two LUT into one larger one.

Workplan Reflection

Block Diagram: Planned 2 hours

Actual: 2 hours

Verilog submodules: Planned 4 hours

Actual: 2 hours. Because these components were so well planned out, their implementation went fairly quickly. Some unit testing was done, but a lot of the modules couldn't be tested until they were hooked up. A lot of the time that we scheduled into this got pushed to later, when we debugged these modules.

Integrating components: Planned 30 minutes

Actual: 2 hours. Took slightly longer than planned due to mixed syntax.

Test bench and debugging: Planned 3 hours

Actual: 22? Really unclear. As the sessions got longer they grew more unproductive, so that accounts for some of hours. The main problem here was not unit testing the submodules. We definitely could have been more creative and proactive in their testing. We aren't sure how much this actually would have reduced the number of hours spent, just moved them to a different phase of the project.

Assembly test script: Planned 2 hours

Actual: 2 + 1. The "due" assembly script took us about two hours, but we spent another writing miscellaneous tests.

Report: Planned 3 hours

Actual: 2 hours