


TPA3255 V0.3 完整電路總圖

資料：01 輸入 → 02 驅動 → 04 功率輸出；03 回授由輸出返回輸入。

同名網線標號表示相連，380 個元件完整標號；AO 單頁，可放大閱讀。

01 平衡輸入與選擇 / XLR + RCA

XLR format: 1 white, 2 hot, 3 cold. Both signal legs are AC coupled; do not ground pin 3.



03 濾波後回授 / PFBF

Same-arm negative feedback: SPK-A to SINK-A, etc. Sourcing node is BEFORE the input coupling capacitor.




05 類比供電與去耦 / 12V + VMID

PWID from section 06. 12V standby remains on; no mains wiring on this PCB.




07 自動啟停與開機延遲 / Trigger

Design input: 8-15V DC, nominal 12V. Verify 12V voltage, polarity and drive capability before connecting.




02 訊號驅動 / NE5532

NE5532 on 12V, VMID approx. 6V. Signal capacitors are bipolar/film.



04 功率放大與喇叭輸出 / TPA3255 + LC

Matching net labels connect throughout this single page.




06 控制供電與狀態 / 3.3V



08 主電源開關與靜音 / 48V + RESET

Internal AC/DC modules shown and mains listed. Trigger-off disconnects PWID; 12V standby remains on.



AUX_GND0 fails first to mute. HDS0_CAP keeps main DC on briefly, verify timing on hardware.

供電 / 控制：05 類比供電、06 控制供電；07 Trigger → 08 電源開關、RESET → 04 功率輸出。

信號資料與控制線路，體內有電氣原理圖與表，供參考及做為實地檢閱。