
# Lab 4 Preparation

#### Parts of Lab 4

- Part 1: Make a latch out of NAND gates.
  - Back to the breadboard!



- Part 2: Add shift operations to your ALU.
- Part 3: Make a shift register out of shift bits
  - Like making a ripple carry adder out of full adder units.

### Shift Operations

- Logic Shift (left or right )
  - Verilog Operators: << , >>
  - □ X >> N
    - Produces a new vector with value of X shifted right
    - The N most-significant bits of the new vector are filled with zeros.
  - □ X << N
    - Produces a new vector with the value of X shifted left by N bits.
    - The N least significant bits of the new vector are filled with zeros.
- Example:
  - 3'b100 >> 2 will produce 3'b001
  - 3'b100 << 2 will produce 3'b000</pre>

```
wire [2:0] a, b;
wire c;
assign c = 1'b1;
assign a = (3'b011 >> 1'b1);
assign b = a << c;</pre>
```

#### Why is Shift Important?

• What is the sum of 01101101 and 01101101?

01100

- Try the following:
  - 00110 << 1</pre>
  - 00110 >> 1

A << N results in A\*2<sup>N</sup>

 $A \gg N \text{ results in } A/2^N$ 

#### Logic vs. Arithmetic Shift

- Arithmetic right shifts the replicate the sign bit instead of using zero to fill in the mostsignificant bit(s).
  - Needed if dealing with signed numbers (e.g., 2's complement notation)

#### Examples:

- Arithmetic Right Shift:
  - 3'b100 >>> 2 will produce 3'b111
- Logic Right Shift:
  - 3'b100 >> 2 will produce 3'b001

## Sign Extension - Why?

 Used in binary arithmetic when we want to increase the # bits used to represent a number while maintaining its sign/value.

Let's say you want to add these two signed numbers. How would you do that?


```
    0011_1101
    0110
    Sign extend this one!
```

What if the second number was 1110 instead?

## Sign Extension - How?

- You need to replicate the sign (i.e. the most significant bit in 2's complement form)
  - Replicate 0 for positive numbers
  - Replicate 1 for negative numbers





# Implementing D-FF in Verilog

```
module my dff (clk, reset n, d, q);
         input clk;
         input d;
         input reset n;
         output q;
                               Need to change this so that q
                                follows d on the positive or
         reg q;
               every change in this
                                negative edge of the clock.
do this
        always @ ( begin my Change on input will
assign
              q (<=
                    ) d;
                                The (<=) operator is for non-
Some the end
                   Can't have
                                 blocking assignments. Use
     endmodule
                              this for sequential circuits.
```

## Implementing D-FF in Verilog

```
module my dff (clk, reset n, d, q);
    input clk;
    input d;
    input reset n;
                                The sensitivity list is now
    output q;
               When clk becauses I'm block begins
                                correct. We'll fix the body
    reg q;
                                 of the always block next.
    always @(posedge clk) begin
         q <= d;
                            Could use negedge keyword
    end
```

endmodule

for negative edge-triggered behaviour.

## D Flip-Flop w/ a Reset Signal

Reset: This is how you put your hardware in a known initial state!

```
always @ (posedge clk) begin if (reset_n == 1'b0) if-else used within q \le 0; an always block. Synthesizes to a multiplexer. end if ative Any mise / spile will trigger and per high, Technic when spile, it doesn't get beset. (Stuble)
```


Note: Reset is usually **active-low** (meaning it triggers when reset\_n is low). Here we have an **active-low synchronous reset** signal.

#### When you test/demo your design

- Synchronous Reset
  - Needs to be 0 @ the active clock edge.
- Be careful with KEYs and active low signals.
  - A KEY on the DE1-SoC board is o when pressed.
  - Here's an example
    - Assume I have KEY [0] as my clock and KEY [1] as a signal that is active-low.
    - How can you test for a scenario where KEY [1] is low at the positive edge of your clock?
      - Think about how you will need to press these two keys.

### Load register

- N-bit number => n D-flipflops with same clock signal
- You can load a register's value (all bits at once), by feeding signals into each flip-flop:
  - In this example: a 4-bit load register.



#### Design Guidelines

- Combinational Circuits (e.g., always @ (\*))
  - Use blocking assignment statements (=)
- Sequential Circuits (e.g., always @ (posedge clock))
  - Use non-blocking assignment statements (<=)</li>
- Do NOT mix assignment types in the same always block!
- Order of always blocks doesn't matter; neither does the order of always blocks and assign statements.