

Ziloo Expansion Connectors


Ziloo has an M.2 type B expansion port for SSD utility cards, and a type E expansion port for Wireless utility cards. Additional future expation ports are a 40 pin GPIO, uSIM / eSIM, Speakers, Microphones.

40 pins GPIO Header

The GPIO header is made to be compatible with RPi expansion hardware. It has fewer GND pins which are mapped to GPIO or receiving pins.

Features:

- Spare GPIOs
- SPI Image Boot
- Power 5V / 3V3 / 1V8 / RTC
- SPI / SAI7 I2S Out
- Stem and System I2C
- UART1 / UART3
- PWM1..3



The front facing header is meant for adding sensors and satellite MCU like Pico/nRF53. It represents the pins of the zimbus plus ECSPI2 from the SoM.

Left side	Function	Pin	Pin	Function	Right side
When VSOM fully connected	3V3	1	2	VCC_FULL	When VSOM fully connected
STEM_SDA	SDA	3	4	VCC_FULL	When VSOM fully connected
STEM_SCL	SCL	5	6	GND	
STEM_INT	INT	7	8	TxD	UART1 TxD

Left side	Function	Pin	Pin	Function	Right side
	GND	9	10	RxD	UART1 RxD
		11	12	SWD	SWDCLK for attached
SDIO DAT3 / GPIO2_IO18	SDIO	13	14	SWD	SWDIO for attached
SDIO CLK / GPIO2_IO13	SDIO	15	16	SDIO	SDIO CMD / GPIO2_IO14
When any VSOM connected	3V3	17	18	SDIO	SDIO DAT0 / GPIO2_IO15
ECSPi2_MOSI / GPIO5_IO11	MOSI	19	20	GND	
ECSPi2_MISO / GPIO5_IO12	MISO	21	22	SDIO	SDIO DAT1 / GPIO2_IO16
ECSPi2_SCLK / GPIO5_IO10	SCLK	23	24	SPI CE0	ECSPi2_SS0/GPIO5_IO13
	GND	25	26	SCL	NIGHT SCL
SYS I2C	SYS SDA	27	28	SCL	SYS I2C
NIGHT_INT	INT	29	30	(GND)	
NIGHT_SDA	SDA	31	32	TxD	UART3 TX
UART3 RX	RxD	33	34	CAN1	CAN1 RX / GPIO4_IO25 (RPI GND)
		35	36	CAN1	CAN1 TX / GPIO4_IO22
SDIO DAT2 / GPIO2_IO17	SDIO	37	38	CAN2	CAN2 RX / GPIO4_IO27
	(GND)	39	40	CAN2	CAN2 TX / GPIO4_IO26


The layout is kept mostly compatible with Raspberry 4 allowing emulation and easy comparison.

40 pins Backplate breakout Header (development)

The Backplate breakout is available in place of the SOM connectors to connect directly from development boards to 919.

Features:

- MotionEngine IO
- LED Matrix driver



Left side	Function	Pin	Pin	Function	Right side
When VSOM fully connected	3V3_ON	1	2	VCC_FULL	When VSOM fully connected
I2C3 SDA / STEM_SDA	SDA	3	4	VCC_FULL	When VSOM fully connected
I2C3 SCL / STEM_SCL	SCL	5	6	GND	
STEM_INT	INT	7	8	TxD	UART2 TxD
	GND	9	10	RxD	UART2 RxD
		11	12	SWD	SWDCLK for T-USB
SDIO DAT3 / GPIO2_IO18	SDIO	13	14	SWD	SWDIO for T-USB
SDIO CLK / GPIO2_IO13	SDIO	15	16	SDIO	SDIO CMD / GPIO2_IO14
When any VSOM connected	3V3	17	18	SDIO	SDIO DAT0 / GPIO2_IO15
ECSPI2_MOSI / GPIO5_IO11	MOSI	19	20	GND	
ECSPI2_MISO / GPIO5_IO12	MISO	21	22	SDIO	SDIO DAT1 / GPIO2_IO16
ECSPI2_SCLK / GPIO5_IO10	SCLK	23	24	SPI CE0	ECSPI2_SS0/GPIO5_IO13
	GND	25	26	SCL	NIGHT SCL
SYS I2C	SYS SDA	27	28	SCL	SYS I2C
NIGHT_INT	INT	29	30	(GND)	
NIGHT_SDA	SDA	31	32	TxD	UART4 TX
UART4 RX	RxD	33	34	JTAG	SoM JTAG CLK (RPI GND)
Battery measuring point	BAT_LDO	35	36	JTAG	SoM JTAG DIO
SDIO DAT2 / GPIO2_IO17	SDIO	37	38	CAN2	CAN2 RX / GPIO4_IO27
(GND on RPi)		39	40	CAN2	CAN2 TX / GPIO4_IO26

Sound Connector

It is not yet defined if the signal level is 1.8V or 3.3V. It will depend on NVCC_SAI5 The pin layout wraps around aligning 1 and 20 close, but on opposite sides.

Two Connector components used are [DF40HC\(3.5\)-20DS-0.4V\(51\)](#). [Socket @ Mouser](#)

The Sensors on these expansion triggers interrupt via EX_OH_nINT (GPIO1_IO0). The pins connect directly to the i.MX module.

Pin	Code	Function	Description
1	GND		
2	SAI5_MCLK	SAI5_MCLK	Master Clock
3	SPK_BCLK	SAI5_TXC	I2S BCLK / SCK
4	SPK_LRCLK	SAI5_TXFS	I2S LRCLK
5	SPK_DATA0	SAI5_TXD0	I2S DATA
6	SPK_DATA1	SAI5_TXD1	I2S DATA
7	SPK_DATA2	SAI5_TXD2	I2S DATA
8	SPK_DATA3	SAI5_TXD3	I2S DATA
9	VIN	1V8 / 3V3	Power at signal level
10	3V3	3V3	Power
11	MIC_BCLK	SAI5_RXC	I2S BCLK / SCK
12	MIC_LRCLK	SAI5_RXFS	I2S LRCLK
13	MIC_DATA0	SAI5_RXD0	I2S DATA
14	MIC_DATA1	SAI5_RXD1	I2S DATA
15	MIC_DATA2	SAI5_RXD2	I2S DATA
16	MIC_DATA3	SAI5_RXD3	I2S DATA
17	SCL	I2C6_SCL	I2C
18	SDA	I2C6_SDA	I2C
19	GPIO1_IO0	EX_OH_nINT	Interrupt pin
20	GND	GND	Power

(?) Rename EX_OH_nINT

A future bigger/alternate connector would include:

- SCLK
- MISO
- MOSI
- ECSPi2_SS0

- CAN1_RX / CAN1_TX
- CAN2_RX / CAN2_TX
- PWM1..3
- VCC_RTC / Suspended Power
- 5 * GPIO

M.2 Key B Expansion Module

Features:

- 1 Lane PCIe (PExx0)
- USB 3.0 data multiplexed (USB2/Host, PExx1)
- USB 2.0 data multiplexed (USB2/Host)
- GNSS / Stem I2C (I2C3)
- MFG I2C (SYS I2C)
- AUDIO I2S MIC SAI5 4 channels (GPIO5..8 and COEX*)
- SPI (ANTCTL*)
- DAS/DSS broken out with activity LED + expander bit
- Additional signals via 16 bit I/O Expander
- Some are broken out with pads near connector (CONFIG 0/2/3, DPR)
- SIM pins are not connected, reserved for now
- 4 channel I2S stereo input
- 4 channel I2S stereo output

The USB is connected to T-USB (not the M.2 expansions) on boot to support NVMe SSD expansions by default. The USB data signals from SoM are multiplexed between T-USB Host (USB2) and M.2 Key B based on MUX_USB2_SEL & MUX_USB3_SEL.

Be aware the current pin plan is not final. Input/Output such as DIN/DOUT RXD/TXD may be the wrong way around. It must be verified with reference hardware design/testing.

According to documentation: Type refers to the signal direction: • Type O means signal is an output from the MPU/MCU to the adapter. • Type I means signals is an input to the MPU/MCU from the adapter.

Control pins mapped by I/O Expander

The system I/O expander controls mPCIe_PERST which resets PCIe. PCIE_CLKREQ_B is a direct pin on the SoM. PCIE_WAKE_B is a direct pin on the SoM.

TODO consider bootup default state of I/O Expanders. USB must not connect M.2 by default

TODO unallocated/GPIO pins from chipsets

A dedicated I/O Expander controls addition pins on Key B.

The development board uses a single Expander. The 909 and 801 uses 2x PCA9555 to control more states.

The EX2 expander input triggers interrupt via EX_OH_nINT (GPIO1_IO0). The pins relate to USB2 Host and M.2 Key B.

The EX2 expander allows controlling T-USB maps,

Expander	Connected to
EX2.0	
EX2.1	
EX2.2	
EX2.3	MUX_USB2_SEL
EX2.4	MUX_USB3_SEL
EX2.5	M2B_PWROFF
EX2.6	RESET#
EX2.7	ALERT / I2C_IRQ
EX2.9	LED / DAS / DSS
EX2.10	W_DISABLE_2#
EX2.11	W_DISABLE#
EX2.12	DEVSLP 3V3
EX2.13	
EX2.14	CONFIG_1
EX2.15	

M.2 Key B Pin allocations

Pin id.	Upper	Lower	Description	Counterpoint	Voltage Level
1	CONFIG_3		Defines Module Type	pad	
2		+3.3V	3.3 V power supply from main board		3.3V
3	GND		Ground		GND
4		+3.3V	3.3 V power supply from main board		3.3V
5	GND		Ground (available?)		GND
6		M2B_PWROFF	Card PWR OFF	EX2.5	1.8/3.3
7	USB D+		USB data pair positive USB D+	USB D+	
8		W_DIS1	Wireless disable 1	EXB.3	

Pin id.	Upper	Lower	Description	Counterpoint	Voltage Level
9	USB D-		USB data pair negative USB D-	USB D-	
10		DAS/DSS	Device Actvty Signal	LED / EX2.9	3.3V
11	GND		Ground (available?)		GND
12 - 19					
20		M2_I2S_CLK	GPIO5 M2_I2S_CLK	MIC I2S	1.8V
21	CONFIG_0			pad	
22		M2_I2S_DIN	GPIO6 M2_I2S_DIN	MIC I2S DATA0	1.8V
23	GPIO11		NC	MIC I2S MCLK	1.8V
24		M2_I2S_DOUT	GPIO7 M2_I2S_DOUT	SPK I2S DATA0	1.8V
25	DPR			pad	
26		GPIO10		EX2.10	1.8V
27	GND		Ground		GND
28		M2_I2S_WS	GPIO8 M2_I2S_WS	MIC I2S WS	1.8V
29	USB3 RX-		PER-1 / SSIC M2_USB3_SSRXN	M2_USB3_SSRX-	
30		SIM_RST	UIM RESET	-	
31	USB3 RX+		PER+1 / SSIC M2_USB3_SSRXP	M2_USB3_SSRX+	
32		SIM_CLK	UIM CLK	-	
33	GND		Ground		GND
34		SIM_DATA	UIM DATA	-	
35	USB3 TX-		PET-1 / SSIC M2_USB3_SSTX-	M2_USB3_SSTX-	
36		SIM_PWR	UIM PWR	-	
37	USB3 TX+		PET+2 / SSIC M2_USB3_SSTX+	M2_USB3_SSTX+	
38		DEVSLP	Device Sleep, input. high=sleep	EX2.12	3.3V
39	GND		Ground		GND


Pin id.	Upper	Lower	Description	Counterpoint	Voltage Level
40		M2 SMB SCL	SMB_CLK M2 SMB SCL	I2C3 SCL	1.8V
41	PCIE RXN-		PCIE RXN- / PER-0 / SATA-B+	PCIE RXN-	
42		M2 SMB SDA	SMB_DATA M2 SMB SDA	I2C3 SDA	1.8V
43	PCIE RXN+		PCIE RXN+ / PER+0 / SATA-B-	PCIE RXN+	1.8V
44		GPIO2	GPIO2 / ALERT	EX2.7	1.8V
45	GND		Ground		GND
46		GPIO3		PWM2_OUT	1.8V
47	PCIE TXN-		PCIE TXN- / PET-0 / SATA-A-	PCIE TXN-	1.8V
48		GPIO4		PWM3_OUT	1.8V
49	PCIE TXN+		PCIE TXN+ / PET-0 / SATA-A+	PCIE TXN+	1.8V
50		PERST	PCI Reset	mPCle_PERST	
51	GND		Ground		GND
52		CLKREQ	Reference clock request	PCIE_CLKREQ_B	3.3V
53	PCIE REFCLK-		PCIE REFCLK-	REFCLK-	
54		WAKE	PCle WAKE# Active Low.	PCIE_WAKE_B	
55	PCIE REFCLK+		PCIE REFCLK+	REFCLK+	
56		MFG_DAT	SDA	SYS I2C SDA	
57	GND		Ground		
58		MFG_CLK	SCL	SYS I2C SCL	
59	ANTCTL0			ECSPi2_MISO	
60		COEX3		MIC I2S DATA3	
61	ANTCTL1			ECSPi2_SS0	
62		COEX_TXD		MIC I2S DATA2	1.8V
63	ANTCTL2			ECSPi2_SCLK	
64		COEX_RXD		MIC I2S DATA1	1.8V
65	ANTCTL3			ECSPi2_MOSI	
66		SIM DETECT	SIM CD	-	

Pin id.	Upper	Lower	Description	Counterpoint	Voltage Level
67	RESET#		RESET	EX2.6	1.8V
68		SUSCLK	32.768 kHz provided by Platform	-	
69	CONFIG_1		Defines module type +	EX2.14	
70		VRES	Power VRES		+3.3V
71	GND		Ground		GND
72		VRES	Power VRES		+3.3V
73	GND		Ground		GND
74		VRES	Power VRES		+3.3V
75	CONFIG_2		Defines Module Type NC		


I2C3 replaced with I2C6

Reference designs

3.2 Reference Design



Congatec reference design



M.2 Key E Expansion Module

Features:

- ### Control pins mapped by I/O Expander

USB2_SS_SEL is a direct pin on the SoM.

TODO consider bootup default state of I/O Expanders. USB must not connect M.2 by default

TODO unallocated/GPIO pins from chipsets

A dedicated I/O Expander controls addition pins on m.2 connectors. Another I/O Expander allows the Autonomous MCUs to manipulate m.2 state.

Expander #4

This 919 EX4 Faceboard sensor I/O Expander is placed on faceboard and controlled via the Stem I2C.

- LED Controller
- Motion Sensor
- Sound Sensor
- Nighttime camera attached sensors
-

The EX4 expander input triggers interrupt via STEM_INT.

Expander	Connected to
EX4.2	SD Card Chip Select
EX4.3	IMU_INTM - MC6470 INTM
EX4.4	IMU_IRQ - MC6470 INTA / Motion Controller
EX4.5	IMU_RESETN - Motion Controller
EX4.6	IMU_MODE - Motion Controller
EX4.7	LED_SHUTDOWN - SDB
EX4.8	MIC VM3011 DOUT
EX4.9	W_DISABLE2# on m.2 Key E
EX4.10	W_DISABLE1# on m.2 Key E
EX4.11	M2E_PWROFF on m.2 Key E
EX4.12	M2B_PWROFF on m.2 Key B
EX4.13	DEVSLP 3V3 on m.2 Key B
EX4.14	RIGHT_ATT_INT
EX4.15	RIGHT_ATT_XSHUT

Enable CS SD Card connector LCD CS SPI MMC CS m.2 WiFi CS SDIO

Expander #6

The 919 EX6 expander is used for testing m.2 signals on Key B and Key E. It is on the SYS I2C bus. Pins on Key B are prefixed with **B_**. Pins on Key E are prefixed with **E_**.

The EX6 expander input triggers interrupt via EX0_nINT (GPIO4_IO19).

Expander	Connected to
EX6.0	E_COEX4
EX6.1	E_DEV_WLAN_WAKE
EX6.2	E_ALERT / I2C_IRQ
EX6.3	E_LED / DAS / DSS
EX6.4	E_UART WAKE
EX6.5	E_SDIO WAKE
EX6.6	E_LED2#
EX6.8	B_RESET#
EX6.9	B_ALERT / I2C_IRQ
EX6.10	B_LED / DAS / DSS
EX6.11	B_CONFIG_1

Key E pins

M.2 Key E Pin allocations

Pin id.	Upper	Lower	Description	Counterpoint	Voltage
1	GND		Ground		
2		+3.3V	3.3 V power supply from main board		3.3V
3	USB D+		USB data pair positive	USB D+	
4		+3.3V	3.3 V power supply from main board		3.3V
5	USB D-		USB data pair negative	USB D-	
6		M2E_PWROFF	Card PWR OFF	EX4.11	1.8/3.3
7	GND		Ground		GND
8		M2_I2S_CLK	GPIO5 M2_I2S_CLK	MIC I2S	1.8V
9	SDIO CLK		SDIO	SD1 CLK	1.8V
10		M2_I2S_WS	GPIO8 M2_I2S_WS	MIC I2S WS	1.8V

Pin id.	Upper	Lower	Description	Counterpoint	Voltage
11	SDIO CMD		SDIO	SD1 CMD	1.8V
12		M2_I2S_DIN	GPIO6 M2_I2S_DIN SAI5	MIC I2S DATA0	1.8V
13	SDIO DATA0		SDIO	SD1 DATA0	1.8V
14		M2_I2S_DOUT	GPIO7 M2_I2S_DOUT SAI5	SAI5 TX DATA0	1.8V
15	SDIO DATA1		SDIO	SD1 DATA1	1.8V
16		LED2#			
17	SDIO DATA2		SDIO	SD1 DATA2	1.8V
18		GND	Ground		GND
19	SDIO DATA3		SDIO	SD1 DATA3	1.8V
20		UART WAKE#	Bluetooth uses to wake up platform	EX1.12	3.3V
21	SDIO WAKE#		WiFi uses to wake up platform	EX1.13	1.8V
22		UART RxD		UART2_RXD	1.8V
23	SDIO RESET#		Signal to independently reset WiFi	SD1_RESET_B[?]	1.8V
24 - 31					
32		UART TxD		UART2_TXD	1.8V
33	GND		Ground		GND
34		UART CTS		UART4_RXD	1.8V
35	PCIE TXN-		PCIE TXN- / PET-0 / SATA-A-	-	1.8V
36		UART RTS		UART4_TXD	1.8V
37	PCIE TXN+		PCIE TXN+ / PET-0 / SATA-A+	-	1.8V
38		JTAG_TDO	Debugging		1.8V
39	GND		Ground		GND
40		COEX4	Wake up the WiFi	EX6.0	1.8V
41	PCIE RXN-		PCIE RXN- / PER-0 / SATA-B+	-	
42		DEV_BT_WAKE	Wake up the Bluetooth	EX6.1[?]	1.8V

Pin id.	Upper	Lower	Description	Counterpoint	Voltage
43	PCIE RXN+		PCIE RXN+ / PER+0 / SATA-B-	-	1.8V
44		JTAG_TDI	Debugging		1.8V
45	GND		Ground		GND
46		JTAG_TCK	Debugging		1.8V
47	PCIE REFCLK+		PCIE REFCLK+	-	
48		JTAG_TMS	Debugging		1.8V
49	PCIE REFCLK-		PCIE REFCLK-	-	
50		SUSCLK	32.768 kHz provided by Platform	-	
51	GND		Ground		GND
52		PERST0#	PCI Reset	-	
53	CLKREQ0#		Reference clock request	-	3.3V
54		W_DISABLE2#	Independently reset the Bluetooth	EX1.10 EX4.9	1.8V
55	PE WAKE#		PCIe uses to wake up platform	-	1.8V
56		W_DISABLE1#	Full power down Bluetooth + WiFi	EX1.11 EX4.10	1.8V
57	GND		Ground		GND
58		I2C_DATA	I2C DATA	I2C3 SDA	1.8V
59	USB3 TX+		PET+1 / SSIC M2_USB3_SSTX+	M2_USB3_SSTX+	
60		I2C_CLK	I2C CLK	I2C3 SCL	1.8V
61	USB3 TX-		PET-1 / SSIC M2_USB3_SSTX-	M2_USB3_SSTX-	
62		ALERT#		EX1.7	1.8V
63	GND		Ground		GND
64		SWD CLK PD	SWD Clock Power	SWD CLK PD	

Pin id.	Upper	Lower	Description	Counterpoint	Voltage
65	USB3 RX+		PER+1 / SSIC M2_USB3_SSRXP	M2_USB3_SSRX+	
66		SWD DAT PD	SWD Data Power	SWD DAT PD	
67	USB3 RX-		PER-1 / SSIC M2_USB3_SSRXN	M2_USB3_SSRX-	
68		SWD CLK RP	SWD Clock RP	SWD CLK RP	
69	GND		Ground		GND
70		SWD DAT RP	SWD Data RP	SWD DAT RP	
71	RP UART			UART_RP_RXD	3.3V
72		VRES	Power VRES		+3.3V
73	RP UART			UART_RP_TXD	3.3V
74		VRES	Power VRES		+3.3V
75	GND		Ground		GND

Supports

- WNFB-266XI SDIO Wireless Module via SoM (SD1, UART2)
- Debugging/Probe module
- [?] Consider Which I2C to default: I2C3 or I2C6
- [?] How to support I2S and PCM alternately

Reference designs

2.2 Reference Design




Figure 1: Socket 1 - Key E Reference Design

Congatec reference design

Future Expansion connection

UIM / SIM / eSIM

M.2 Connectors have pins reserved for SIM (UIM) cards. A connector or eSIM may be added in the future.

i.MX 8 only provides PCIe x1 so Key M is not relevant. This leaves A, B and E.

- B is good for USB3, Audio, SATA
- E is good for SDIO, UART and PCM
- [ATP M.2 key info page](#)
- [Congatec AN43](#)