

EE613:HIGH FREQUENCY ANALOG CIRCUIT DESIGN

DESIGN PROJECT-1

Task: Designing a two-stage Miller compensated opamp that takes in a differential input and provides a single-ended output.

Design Technology : 180 nm PDK(ibm018.lib), use Vdd = 1.8V , Wmin = 240 nm, and Lmin = 180 nm.

Input Stage: NMOS

BY:

HEMA

200621

EE,B-TECH\Y20

IIT KANPUR.


Circuit Diagram and specifications

Design Project #1


- Specifications:
1. 3-dB freq. $\omega_n \geq 25 \text{ MHz}$
 2. Error (steady state) $\leq 1\%$
 - $$e_{ss} = \frac{1}{A} \leq 0.01 ; A - \text{Open loop DC gain}$$

$$\Rightarrow A \geq 100$$
 3. To ensure, Closed loop freq. response with no peaking
 phase margin (P.M) $> 60^\circ$
 4. $C_L = 5 \text{ pF}, R_L = 10 \text{ k}\Omega$
 5. 180nm PDK technology with NMOS input stage

Design Calculations:



Block-level design



POCO

SHOT ON POCO M2

Transistor-level design

Design Calculations:

- Designing the MOSFETS using given specifications,i.e measuring the block level quantities and transistor level quantities.
- Some quantities are assumed when there are two or more unknowns present .Assumptions are done such that given specifications would be satisfied.

Design Stage 2

Step 1: take $\omega_u = 25 \text{ MHz} \times 2\pi$

$$\phi_m = 90^\circ - \tan^{-1}\left(\frac{\omega_u}{P_2}\right)$$

To find P_2 , Assume $\phi_m = 63^\circ$

$$\Rightarrow P_2 = 308.28 \text{ M}$$

$$P_2 = \frac{G_2 + G_{m2} \left(\frac{C_L}{C_1 + C_L} \right)}{C_2' + \frac{C_1 C_L}{C_1 + C_L}}$$

Assuming $C_1 \ll C_L$ $\Rightarrow P_2 = \frac{G_{m2}}{C_2'}$
 $C_1 \ll C_2'$ $C_2' = C_2 + C_L \approx C_L$

$$\Rightarrow G_{m2} = 1.54 \text{ mS} = g_{m5} \Rightarrow R_c = 649.35 \Omega$$

\rightarrow let us Assume $I_{D5} = 96 \mu\text{A}$

$$\Rightarrow \frac{g_{m5}}{I_{D5}} = 16.0 \text{ V} \quad ; \quad \text{From graph of } V_{DS} \text{ vs } g_m/I_D$$

$$V_{DS} = 26 \text{ mV}$$

\rightarrow From graph of $\frac{g_m}{I_D}$ vs $\frac{I_D}{W}$ \rightarrow From graph of $\frac{g_m}{I_D}$ vs $\frac{g_m}{g_{ds}}$

$$\left(\frac{I_D}{W}\right)_5 = 1.83 \quad \left(\frac{g_m}{g_{ds}}\right)_5 = 30.32$$

$$\Rightarrow W_5 = 52.46 \mu\text{m} \quad \Rightarrow g_{ds,5} = 50.79 \mu\text{A}$$

\rightarrow To avoid Symmetric offset

$$\left(\frac{I_D}{W}\right)_{3,4} = \left(\frac{I_D}{W}\right)_5 = 1.83$$

Step 2: Design Stage 1

$$Gm_1 = W_L \times C_C$$

$$\text{assume } C_L = 5\text{pF}$$

$$Gm_1 = 0.785 \text{mS} = g_{m1,2}$$

$$\rightarrow \text{From } \frac{g_m}{I_D} \propto \frac{I_D}{W}$$

$$\frac{I_D}{W} = 8.8$$

$$\Rightarrow W_{1,2} = 5.68\mu$$

\rightarrow As we know from stage 2 design

$$\left(\frac{T}{W}\right)_{3,4} = 1.83 \quad , \quad \left(\frac{g_m}{I_D}\right)_{3,4} = 16.04 \quad , \quad \left(\frac{g_m}{g_{ds}}\right)_{3,4} = 30.32$$

$$W_{3,4} = 27.32\mu \quad \Rightarrow \quad g_{m3,4} = 0.802 \text{mS} \quad g_{ds3,4} = 26.45\mu$$

\rightarrow For $I_{D,7} = 100\mu\text{A}$, For $I_{D,6} = 96\mu\text{A}$

$$W_7 = 14.2 \mu\text{m} \quad W_6 = 10.2 \mu\text{m}, g_{ds6} = 45.3\mu$$

\rightarrow DC gain $A_0 = A_1 \cdot A_2$

$$A_1 = \frac{g_{m1}}{g_{ds2} + g_{ds4}} = \frac{Gm_1}{G_1} = 14.05$$

$$A_2 = \frac{Gm_2}{G_2} = \frac{g_{m5}}{G_L + g_{ds6} + g_{ds5}} \approx \frac{g_{m5}}{G_L} = 8.1$$

$$A_0 = 113.805$$

$$\rightarrow C_1 = C_{ggS} = 85.2 \text{fF}$$

$$C_{2'} = C_2 + C_L = \underbrace{C_{dss} + C_{d6}}_{C_{dd}} + C_L \approx C_L = 5 \text{pF} \quad C_1 < C_2' \text{ satisfied}$$

$$C_C = 5 \text{pF} \quad C_{dd} \approx 30 \text{fF}$$

To find other parameters

$$\text{assume } I_{D1,2} = 50 \mu\text{A} = I_{D3,4}$$

$$\Rightarrow I_{D,7} = 100 \mu\text{A}$$

$$\left(\frac{g_m}{I_D}\right)_{1,2} = 15.7$$

$$V_{ov1,2} = 85 \text{mV} \quad (\text{From graph})$$

$$\rightarrow \text{From } \frac{g_m}{I_D} \propto \frac{g_m}{g_{ds}}$$

$$\left(\frac{g_m}{g_{ds}}\right)_{1,2} = 26.4$$

$$\Rightarrow g_{ds1,2} = 26.7 \mu$$

For designing M_7, M_6 .

Choose M_8 parameters such that M_7, M_6 will be in saturation
 & properly biased with currents $100\mu A, 96\mu A$ respectively.

From stimulation observed that, for a given current $0.1\mu A$

for $(\frac{W}{L})_8 > 1$, M_8 goes into cut-off mode & also M_6, M_7

So $I_{thru} (\frac{W}{L})_8 < 1$

$$W_8 = 240n, L_8 = 10\mu m$$

From there $\frac{W}{L}$ for $I_6 = 96\mu A, I_7 = 100\mu A$

$$W_6 = 10.24\mu m$$

$$L_6 = 180n$$

$$W_7 = 14.2\mu m$$

$$L_7 = 180nm$$

32

54


Design Calculation results

	M1/M2	M3/M4	M5	M6	M7
L(m)	180n	180n	180n	180n	180n
W(m)	5.68u	27.32u	52.46u	10.2u	14.2u
I(A)	50u	50u	96u	96u	100u

Gm1	0.785mS	A1 (1st stage gain)	14.05
G1	55.85u	A2 (2nd stage gain)	8.1
Gm2	1.54m	Ao	113.805
G2	96u	P.M (phase margin)	63°
C1	85.2f	3-db frequency	25MHz
C2	30f	Rc	649.35
Cc	5p	CL	5p

STIMULATION Results:

DC analysis:





	M1/M2	M3/M4	M5	M6	M7
L(m)	180n	180n	180n	180n	180n
W(m)	5.68u	27.32u	52.46u	10.2u	14.2u
I(A)	49.9u	49.9u	118u	94.9u	99.8u

Gm1	0.8m	A1 (1st stage gain)	24db=15.84
G1	23.4u	A2 (2nd stage gain)	21db=11.22
Gm2	1.87m	Ao	45db=177.72
G2	47.1u	P.M (phase margin)	62°
C1	85.2f	3-db frequency	26MHz
C2	27.5f	Rc	200
Cc	3.7p	CL	5p

- Reduced R_c from 649.35 to 200 to decrease phase margin from 70+ to 60+ degrees.
 - Reduced C_C to increase 3-db frequency so that it is greater or equal to 25MHz



Open loop frequency response :

AC analysis



Unit step response:

Transient analysis



Weekly Report#3

Task: Designing a fully-differential two-stage opamp with CMFB.

Design Technology : 180 nm PDK(ibm018.lib), Vdd = 1.8V ,
Wmin = 240 nm, and Lmin = 180 nm.

Input Stage: NMOS

BY:

HEMA
200621
EE,B-TECH\Y20
IIT KANPUR.


Circuit Diagram and specifications

Design Project #2


Specifications:

1. 3-dB frequency, $\omega_u \geq 25\text{MHz}$
2. Error at steady state $\leq 1\%$
3. All the CMFB loops must have $\text{PM} > 60^\circ$. And $\omega_u \geq \frac{25}{4}\text{MHz}$

4. $C_L = 5\text{PF}$, $R_L = 30\text{k}\Omega$



Design Calculations:




$$G_L = \frac{1}{30k} = 33.3$$

$$C_L = 5\text{P}$$

Block-level diagram for Differential half circuit

Design results

Circuit:




Aspect ratio:

	M1/M2	M3/M4	M5/M7	M6/M8	M0	M9
L(m)	360n	360n	360n	180n	180n	10u
W(m)	35u	24.27u	150u	14.25u	30.7u	240n

Gm1	0.785mS	A1 (1st stage gain)	26.8db
G1	56u	A2 (2nd stage gain)	21.7db
Gm2	1.54m	Ao	48.5db(266)
G2	128u	P.M (phase margin)	80°
C1	1p	3-db frequency	30.4MHz
C2	1p	Rc	221
Cc	4p	CL	5p
C(cmfb#2)	50f	R(cmfb#2)	25k


CMFB#1



Aspect ratio:

	M1/M6	M2	M4/M3	M0	M5
L(m)	180n	180n	180n	180n	10u
W(m)	0.215u	0.43u	0.899u	1.5u	240n

CMFB#2




Aspect Ratio:


	M1/M2	M3/M4	M0	M5
L(m)	180n	180n	180n	5u
W(m)	30.2u	7.55u	11u	240n

Open loop frequency response :


AC analysis




Full Stage :Gain



Full stage : phase




Stage-I : Gain




Inverting Amplifier:


Transient analysis




OUTPUT




INPUT



Open loop transient analysis





Weekly Report


Subject: 2-stage Miller compensated op-amp

Input stage : PMOS

Technology: 180nmpdk

Took used: open source tool

Circuit Diagram:



Operating point:

Look up table


	W(um)	L(um)	I(uA)
M _{6,7}	30.2	0.18	50
M _{2,7}	7.55	0.18	50
M ₁	11	0.18	100
M ₄	20.4	0.18	222
M ₅	28.5	0.18	220
M ₀	0.24	2	0.1

Block Level Analysis:

Gm1	0.85m	C2	5p
Gm2	3.69m	C1	
G1	51u	A0	208
G2	280u	UGB	45.7MegHz
R0	10K	Ph	84.22°
Rc	500	Cc	4p
A1	16	A2	13


Frequency Response:

Magnitude Plot




UGB=27megHz, A0=45.7db

phase-margin plot



phase margin=84.22


Unit-Step Response:



Weekly Report

Subject: Feed Forward Compensation of 2-Stage Op-amp

Circuit Diagram:



Block Level calculations:

DC analysis


G_{M1}	2.35m	G_1	80 μ	UGB	41.8MHz
G_{M2}	3.18m	G_2	349.2 μ	Φ	61.6°
G_{M3}	2.63m	Z	22.6MHz	A_0	267.54(48db)
C_1	20p	P_1	0.63MHz	A_1	29.4
C_2	10p	P_2	5.57MHz	A_2	9.1

Look up Table:


	L(nm)	W(μ m)	I(μ A)
$M_{1,2}$	180	20	110

M_{3,4}	180	143.66	127
M_{5,6}	180	5.7	289
M_{7,8}	180	1.85	110
M_{9,10}	180	6.7	416
M₁₁	180	35	219
M₁₂	180	33	217
M₁₃	180	97	557
M₁₄	50K	0.2	0.1

Frequency Response:




UnitStep Response:



Weekly Report

Subject: Feed Forward Compensation of 2-Stage Op-amp

Circuit Diagram:



Block Level calculations:

DC analysis


G_{M1}	2.35m	G_1	80 μ	UGB	41.8MHz
G_{M2}	3.18m	G_2	349.2 μ	Φ	61.6°
G_{M3}	2.63m	Z	22.6MHz	A_0	267.54(48db)
C_1	20p	P_1	0.63MHz	A_1	29.4
C_2	10p	P_2	5.57MHz	A_2	9.1

Look up Table:

	L(nm)	W(μ m)	I(μ A)
$M_{1,2}$	180	20	110

M_{3,4}	180	143.66	127
M_{5,6}	180	5.7	289
M_{7,8}	180	1.85	110
M_{9,10}	180	6.7	416
M₁₁	180	35	219
M₁₂	180	33	217
M₁₃	180	97	557
M₁₄	50K	0.2	0.1

Frequency Response:



UnitStep Response:

